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31.0 INTRODUCTION
"Modeling and Analysis of Power Processing Systems," (Contract
NAS3-21051). provides basic analytical tools, in the form of mathematical
models, and the computer-aided techniques required to solve those models,
to guide engineers in the various aspects of power processing equipment
and system design. Early work in this area included a feasibility
l	 study done by TRW Systems [l] and General Electric [2] , and the initial
modeling and analysis performed by TRW Systems [3]
 and California
Institute of Technology. The present effort, performed by TRW Systems
and Virginia Polytechnic Tnstitute and State University, is an extension
of that early work.
The four tasks completed on this contract include the following:
• Performance Analysis of Buck, Boost, and Buck-Boost DC-DC
Converters using dual-loop feedback control system[5],[6].
i
• Design Optimization for Boost and Buck-Boost DC-DC Converters.
(Design Optimization for Buck DC-DC Converters is contained in
Ref—ence [3].)
• Investigation of Current-Injected, Multiloop-Controlled Switching
Regulators.
a
• Application of Design Optimization to U.S. Army VSTOL Emergency
Power System.
0
A technical summary is presented in the following chapters on each of
these tasks.
-I-
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2.0 DC-DC CONVERTERS.
2.1	 Introduction.
The following sections are both tutorial, and application oriented.
Because of the variety of operating converter power and control schemes,
the tutorial is necessary to understand the various analytical procedures
and their use. Once understood, the material may be applied to a designers
specific needs through the various analysis and simulation subprograms
which are provided. Starting with a description of the basic characteristics
of DC-DC converters, a general evaluation of discreet time domain analysis,
	 •
and the performance analysis of the buck, boost, & buck-boost converters is given.
Due to the finite flux capacity of the inductive elements, a DC-DC
converter must be oscillatory in nature. The oscillation is achieved by
cyclically operating the power switch of the converter in conduction and
non-conduction state. Consequently, the converter control system must be
able to accept an analog signal obtained from the sensing circuit and the
reference, and to convert it into discrete time intervals in controlling
the conduction and non-conduction of the power switch.
The electrical performance of a DC-DC converter depends primarily on
the qualit%, of its control system. The performance characteristics of in-
terest to a converter Oisigner include stability as well as the converter-
output response to step and sinusoidal disturbances, both from the line and
the load.
-2-
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2.1
	 Introduction. (Cont.)
Functionally, a DC-DC regulated converter can be divided into two
parts: A power circuit, and a control circuit. By definition, the power
circuit handles the energy transfer from the source to the load. Three
most commonly used power circuits are the buck, the boost, and the buck-
boost.
The control circuit manages the rate of the source-load energy
transfer as a function of the load demands. During nominal steady-state
and transient operations, the control objectives are associated with (A)
the tracking of a certain controlled quantity in accordance with a given
reference, and (B) the compliance to converter specifications such as the
system response to step or sinusoidal line and load disturbances, and to
external command signals. During transicnt operations, the control ob-
jective is to limit electrical-stress for all the elements associateJ with
the converter, providing effective protection against catastrophic/degra-
dation types of failures. A control circuit thus serves the multiple
functions of regulation, command, and protection.
A generalized standardized control module (SCM) has been developed
to implement the above control functions (Reference 5,6,7;. for the
purpose of this report, the SCM Control circuit has been selected to
accommodate the power circuits mentioned above.
A SCM-controlled DC-DC converter is shown in Fig. 2.1. The power
circuit, occupying the upper half of the block diagram, processes the
transfer of energy from a raw input V i
 to a regulated output Vo . Three
basic power stages are shown here: Buck, boost, and buck-boost. The
control circuit regulates the rate of energy transfer. It receives an
analog signal (Vo ) from the power-stage output, and delivers a discrete-time
interval signal(d) to achieve the required on-off control of the switch in
the power stage. The discrete-time voltage or current pulses generated in
the power stage are averaged by an LC filter having a much longer time
constant than the discrete-time pulse intervals. The averaged output therefore
contains negligible switching-frequency components., and can be regarded as an
analog signal containing only lower-frequency information.
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2.1 Introduction (Cont.)
The SCM, occupying the lower half of the block diagram, performs the
control function within the converter. It contains an Analog Signal Pro-
cessor (ASP) and a Digital Signal Processor (DSP). Implementations of
both ASP and DSP are standardized: They combine to provide the required
analog signal to discrete-t`me interval conversion. The key feature of
the SCM is the utilization of an inherent AC switching-frequency signal
within the power stage. This utilization is in addition to the con-
ventional DC sensing of output V o . The sensed AC signal and the DC error
are processed by the ASP. As a result, an adaptive stability is obtained
which is independent of the filter parameter changes. The SCM control
function is completed by the DSP, which processes the control-signal output
from the ASP in conjunction with a prescribed control law, and operates
the "ON-OFF" of the power switch via a duty-cycle signal, d.
As stated previously, the control-circuit functions also include
command and protection. The command function generally requires the
converter to respond to an external signal capable of overriding control
signal(d) in determining the on-off of the power switch. The protection
function includes power-component peak-stress limiting and the converter
shutdown in the event of a sensed abnormality such as overvoltage, under-
voltage, of .vercurrent beyond a predetermined, tolerable level and duration.
These functions are performed within SCM by the DSP[5,6,7],
The three basic functional blocks of an SCM-controlled converter are
shown in the block diagram of Figure 2.2.
-5-
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2.2 Performance Analysis and Simulation Techniques.
2.2.1	 N„ linear Operation of Switching Regulator.
A do-dc switching-regulated converter is inherently a nonlinear de-
vice. The first major nonlinearity exists in the power stage, and is due
to the operation of the power switch. Different circuit topologies
correspond to the respective on and off time intervals in the switching
cycle. The second major nonlinearity exists in the Digital Signal Processor
(DSP). Harmonic frequencies, which are multiples of the input disturbance
frequency, are contained in the DSP output. Because of such system non-
linearities, difficulties are encountered in reaching performance assess-
ments of various system performances such as stability, attenuation of
sinusoidal/step line disturbances, and response to sinusoidal/step load
disturbances.
The Power Stage nonlinearity will be elaborated here, and various
analytical approaches capable of treating this type of nonlinearity will be
discussed. In light of the stated objective of this program, which is the
performance analysis and simulation of do-dc switching regulators, a
specific approach will then be selected as the basic analytical tool for
the entire program.
2.2.2	 Power Stage Nonlinearity.
Each of the power stages shown in Figure 2.1 can be divided as a
function of the output filter inductor MMF status. In Figure 2.3(A),
often referred to as "continuous-conduction" or Mode 1 operation, the
MMF ascends during on time Ton when the power switch in ON and the diode
is OFF, and descends during TFl when power switch is OFF and the diode
is ON. Notice that the MMF never vanishes in the output inductor. In
Figure 2.3(B). often referred to as "discontinuous-conduction" or Mode 2
j	 operation, the MMF ascends from zero MMF at the beginning of T on , and
descends back to zero during T FI . An additional off time T F2 exists when
both the power switch and the diode are OFF, during which the inductor MMF
remains zero, and load current is supplied entirely by the output-filter
capacitor.
-7-
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2.2.2	 Power Stage Nonlinearity - (Con't)
Topologies of the buck, boos t':, and buck-boost power stages correspond
to Ton' TF1• and T F2 , are illustrated in Figures 2.4 to 2.6, respectively.
Even though a given power stage is linear for each time interval, the combi-
nation of all different linear circuits for the purpose of analyzing a
complete cycle of switching-regulator operation becomes a piecewise-linear
nonlinear analysis problem.
The difficulty is integrating these different topologies and collect-
ively evaluating their responses to various line/load disturbances having
a much longer time period than individual T
on , TF1" TF2
The basic modeling approaches for conducting performance analysis
and simulation include the following:
• Discrete Time-Domain Analysis
• Average Time-Domain Analysis 	 •••• Small Signal Analysis
• Exact Frequency-Domain Analysis
• Discrete Time-Domain Simulation
	
.... Large Signal Analysis
Techniques for all four approaches have been established in the
previous MAPPS program phases El,3,4] . Their respective utility for a given
application depends on the analysis objective, the desired accuracy, the
control-cin-uit
 type, the nature of the disturbance, and perhaps most
important, the user's analytical backgoround. A summary description of
all four approaches is presented in Table 2-I.
The exact frequency domain analysis will not be pursued in the pro-
posed program due to its difficulty in incorporating the input filter which
often causes major complications in the design for the required performances
in regulator stability as well as in audiosusceptibility and output impedance.
-9-
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2.2.2	 Power Stage Nonlinearit - (Con't)
The performance requirements associated with the analysis and
simulation effort are:
•	 Regulator control-loop stability (local)
• Audio susceptibility (attenuation of source small signal disturbance)
• Transient response (response to source/load large-signal step change)
For the first two performance categories, the nature of the disturbances
is such that the regulator can be regarded as a time-invariant system without
a significant loss in analytical accuracy, and linearized about its equilib-
rium star-_ to obtain a linear analytical model for small-signal performance
evaluations. For the last category, the generally varying duty cycle sub-
sequent to a step line/load change represents a time-varying nonlinear system.
Since any practical system 1s likely to be higher than second-order, perfor-
mance evaluation 1s through tactics closely identified with simulation
techniques.
A
-14-
k	 2.2.3 The Discrete-Time Domain Analysis.
Realizing that a switching regulator is inherently a highly non-
linear circuit containing analog-to-discrete-time conversion, it is only
natural that it can be more accurately analyzed through discrete time-
domain modeling and analysis. Therefore, discrete time-domain analysis
has been selected as the approach to be utilized for the performance,
•	 analysis and slmula-ion program.
In this approach, state-space techniques are employed to characterize
regulators exactly through the formulation of nonlinear discrete time-
domain equations in vector form. Newton's iteration is then used to solve
for the equilibrium state of the regulator. The system is then linearized
about its equilibrium state to arrive at a linear discrete time model.
The closed-loop regulator is thus modeled as a single entity rather than
the three separated functional blocks shown in Figure 2.1. The stability
is studied by examining the eigenvalues of the linear system. The analysis
can be extended, through Z-transform, to determine frequency-related
performance characteristics such as audiosusceptibility. The modeling and
analysis approach makes extensive use of the digital computer, making
automation in regulator analysis possible.
2.2.4	 Di	 • ete Time-Domain Analysis Objective.
Discrete time-domain analysis is the most accurate and straight for-
ward of the different mathematical modeling techniques available. The user
need only be proficient in the use of state-space analysis. Discrete time-
domain analysis is applicable to all types of power and control circuit
configurations, operating in either continuous or discontinuous mode. Thus,
it clearly stands as the best approach available.
The performance analysis and simulation objective is twofold: (1) the
creation of generally applicable, prac,ical, analysis subprograms and (2) a
tutorial role of providing power processing designers with an effective
analytical tool.
-15-
2.2.4	 Discrete Time-Domain Analysis ObJective - (con't)
While time-domain analysis readily fulfills the second objective,
the subprograms can only be applied by the prospective user if the user's
regulator power and control circuitry is identical to the circuit confi-
guration upon which the subprograms are based. Consequently, in pursuing
time-domain analysis, the objective is to achieve the following:
(1) To present clearly the tutorial information needed, by a user
conductinc time-domain anal ysis. for ado pting the analysis to
his specific application.
(2) To create subprograms for regulators with standardized mul-
tiple-loop feedback control.
IV
-16-
2.2.5 General Description of Performance Analysis and Simulation
Techniques.
Time-domain analysis may be applied to energy-storage converters to
yield transient and steady-state solutions, stability, and audiosusceptibility.
This approach has been applied here to buck, boost, and buck/boost converters
with constant frequency and constant OFF time control. By way of introduction,
a general step-by-step procedure for performing time-domain analysis of energy
storage converters will now be presented.
St
	
Select the n x 1 system state variable vector x - [xl, .... ,xn]T.
Normally, the state variables are the voltage across the capacitors
and currents through the inductors. However, for the convenience
of each individual problem, state variables can be chosen differently.
S_ 1 2: Write the system equations according to the modes of operation of the
converter which are defined as follows:
Mode 1 Operation: The current through the inductor is always greater
than zero. The period of each switching cycle can
be clearly divided into two time intervals. T ON and
T FI . During TON , the power transistor is "ON" and
the diode is "OFF", and during T FI , the power tran-
sistor is "OFF" and the diode is "ON".
r
0
-17-
Mode 2 Operation: The current through the inductor reduces to zero
and resides at zero for a time interval TF2.
During this time interval, both the transistor and
the diode are "OFF". The time intervals TON and
TF1 defined in the Model operation also exist in
the Mode 2 operation.
The system representation for the MoJe 1 operation is
x	 F1 x + G1 u
	 during TON
	
(2-1)
x n F2 x + G2 u
	 during TFl
	 (2-2)
where	
dxl
dt
a	
dx2
X
	 aL
dxn
and	 t
u 
n
U
u	
2
UM
The column vector u is a (mxl) input vector, containing the
input voltage E I , the reference E R , the saturation voltage
drop across the power transistor, and the forward voltage
drop across the diode. The nxn matrices F1 and F2 and the
nxm matrices G1 and G2 are constant matrices containing
various circuit parameters.
-18-
In the Mode 2 aperatlon. equation (2-3), must be added to the
system representation:
x • F3 x + G3 u	 during TF2	 (2-3)
The dimensions of F3 and G3 are not necessarily the same as those of
F1 and G1. respectively.
The convertersq which are basically nonlinear switching circuits.
are accurately described by the piecewise-linear representations
(2-1) to (2-3).
Step 3 The general solution of the linear differential equation
x • F i x+Gi u	 i n 1.2. 3
	
(2-4)
is
x(tk+T) • •i (T)x(tk ) + Di (T) u	 (2-5)
where •i (T) • eFi T	 1 • 1. 2. 3
Di( T ) • eFiT I I T e-FiSds] Gi	I  1. 2. 3
0
The terms • i (T) and Di (T) can be computed either analytically or numerically.
If they are computed numerically. the following Taylor series
expansion may be used:
FiT •	
(FiT)2
	
(FiT)3	 1 n 1. 2. 3e	 1 +FiT+—T! +--31 +,	 ,
Stop 4 Write the discrete-time-domain equation for the converter. The
discrete-time-domain equation can be expressed as
x(tk+l ) ! • x(tk ) + V u
	 (2-6)
where t  and tk+l correspond to instants of time at the
beginning   of the k th
 cycle and the k+1 th cycle. respectively.
-19-
n ^2 (7 F1 ) ^1(TON)
Mode 1 Operation
It may be shown, for Mode 1 operation, that the terms 1 and V
of equation (2-6) are given by -
V n e2(7F1) DI(TON) • O2(TF^)	 (2-8)
where TON and 
TF1 
represent the T^ and
TFl intervals during the kth cycle. The time
intervals TON and TF1 can be determined through
the following two conditions:
Condition 1	 A threshold condition, which is determined
by the particular type of digital control
signal processor emil-tyed in the converter,
and may be expressed as -
t l (x(t k ). TON , TF1)	 0	 (2-9)
Condition 2
	
A condition which specifies whether the
converter is operating at a constant frequency,
or a constant ON time, or a constant OFF time,
or a constant voltage- second, and is expressed as -
42 
(T
ON • TF^) n 0	 (2-10)
Mode 2 Operation
For mode 2 operation, the terms A and V of eq. (2-6) are given by -
e	 e3 (TF1 ) #2 (TFl ) 01(TON)	 (2-11)
V	 0
3 (TF2 ) 02 (TF1 ) D1(TON)
#3 (TF2 ) D2 (TF1 )	 ^3(TF2)
	
(2-12)
-20-
In order to determine the time intervals
TON, 
TF1 and TF2, a third condition, in
addition to (2-9) and (2-10), should be
included to detect the time instant when
the inductor current reduced to zero.
This condition may be written -
t 3 (x(tk )• TO j ' TF1 • TF2 ) • 0
	
(2- 13)
Of course, in the Mode 2 operation, the time
interval 
TF2 
should also be a parameter in (2-9)
and (2-10). Thus. for Mode 2 operation,
C (x(t),T ,T
	 T-0	 an.,	 k	 kF1 9
k	 k	 k
N	 F1	 F2 )	j ^2 (TON' T	 T
k
F2)	 0
Equations (2-6 to 2-13) are the complete rep-
resentation of the converters.
Step 5
	
Solve for Lhic approximate steady state x.*
The approximate solution is employed later as an initial guess
toward solving the exact steady state through Newton's iteration
method. In the steady state, equation (2-6) may be written as
x* • ox*+ Vu
	
(2-14)
The o matrix and V matrices can be computed for the given TON,
TFi , and T F2 . For given input-output requirements of the converter,
the approximate time intervals, TON , TF1 and TF2 can be determined.
Reference 1 gives a detailed list of duty cycle formulae for differ-
ent power stages and different control schemes.
-21-
if the r,* rix (I-e) is non-sin(
be solved for x*
X* • ( I - •) -1 V u
r
(2-15)
It
;I
However, in many cases, the matrix ( I -•) is singular. In order•
to solve for x*, equation (2-6) together with (2--9) is required.
Step 6 Solve for the exact steady state x*.
Newton's iteration method is employed to find the steady-
state solution with the initial guess x*. Equations (2-6) through
(2-13) are used in the iteration process until a specified state-
-atching condition is satisfied. The state-matching condition can
be defined as
n
[x i (tk`1 ) - x i (tk ) ] 2	 < c	 (2-16)
1`1
for an arbitrarily small positive number, or it can be defined
simr'y as
Ix i ( t k+l ) - xi (t k )) < c	 (2-17)
Step 7	 Linearize the discrei time-dcmain equation, Eq. (2-6), about
the equilibrium state x* for studying stability, audiosuscepti-
bility, and transient response to a small step change of the
input or the load.
Equation (2-6) may be written in the form
x (tk♦ 1 ) • f (x(tk ). u l . TON . TF1' TF2 )	 (2-18)
where u l is the input voltage.
-22-
is
e
i	 Farm the term a x (tk t 1) by taking partial derivatives of
Eq. (2-18) with respect to x and u 1 and writing
6 x (tk+l ) ' ax 6x (tk ) ♦
 au 6u11
0 a x (tk ) ♦ r su 1	 ( 2-19)
4	 where * is a (nxn) matrix and r is a (nxl) column matrix.
The differentiation of (2-18) can be performed analytically,
if the problem is simple, or numerically by difference quotients.
Step 8 Analyze the stability of the converter.
The linearized system (2-19), is stable if and only if all the eigen-
values X i of the matrix ^ are absolutely less than unity, i.e.,
la i I < 1
	 i - I. . . ., n
The e' envalues are evaluated by the computer. Changes of eigen-
values as a function of system parameters can be plotted in the
complex plane, the a-plane. The location of the eigenvalues In
the a-plane indicates not only the stability but also the transient
behavior of the system, i.e., damping and rapidity of response.
Step 9 Analyze the Audio-Susceptibility of the converter.
Audiosusceptibility may be defined as the frequency response of
the output voltage V. to a small amplitude sinusoidal perturbation
of the input voltage u l . The 2-transformation may be used with
Equation (2-19) to derive the audiosusceptibility as a frequency
domain transfer function.
-23-
The output voltage v  may be expressed as
vo(tk) • C x (t k)( 2-20)
where C is a constant (lxn) row matrix.
The Z transformation of (2-19) is
6 x (Z) - (ii - W I r6u I M 	 ( 2 -21)
The frequency -domain transfer function can be derived after
replacing Z with eJwTp in (2-21), and combining (2-20) and (2-21).
G(3w) 4 
6vo(jw)/ER s
 E  C (I ejwTP - W I r	 ( 2 -22)6u 1 w I r
where E  and E R are the do average of the input voltage and the
output voltage, respectively.
Step 10 Study the transient response of the Converter.
The linearized system remain valid for a small step change
of input voltage or load, since the system still continues
to operate about its equilibrium state. The behavior of the
transient with respect to damping, oscillatory nature, decay
time, and overshoot of the equilibrium position is governed
by the location of the eigenvalues on the X- plane.
-24-
at
2.2.6	 Performance Analysis and Simulation Objectives
Since the principles and procedures for performing the time-domain
analysis are the same regardless of the circuit configuration used, both
objective ► stated in the previous section can be achieved by conducting
the time-domain analysis on regulators using SCM multiple-loop control.
Certain Performance Analysis Subprograms (PAS's) using this control were
generated in the initial MAPPS phase II effort under NAS3-19690 E41 . A
summary on what has been done is presented in Table 2-1I.
In Table 2-II, the three basic power stages, buck, boost, and
buc':-boost, are separated into Mode I and Mode II operations with
constant on time, constant volt-second, constant off time, and con-
stant frequency control. To cover all possible categories, there
are a total of twenty-four d i fferent power/control configurations.
For the particular multiple-loop control configurations marked by
"x", time-domain analysis has been applied and completed through
previous contracts. Those marked by "NA" are configurations incom-
patible with the control implementation, and therefore are not
recommended for hardware design or time-domain analysis.
Multipl es -loop control senses the rectangular voltage across the
inc;uctor, and integrates it to form a triangular ramp output. ThL
triangular ramp possesses a negative slope during on time T N and a
positive slope during off time T F . Since the regulator control
determines the point at which the ramp intersects the fixed threshold
level, the following conclusions become apparent:
(a) In constant on time or,
 constant volt-second control, regu-
lation is achieved by controlling off time TF . The threshold
level therefore ,prescribes the peak of the triangular ramp
as the intersection ol' the ascending ramp with the threshold
level marks the end of off-time interval TF.
-25-
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2.2.6	 Performance Analysis and Simulation Objectives 	 (Cont.)
(b) In constant off time or constant frequency control, regu-
lation is achieved by controlling the on time T ON . The
threshold level therefore prescribes the valley of the
triangular ramp, as the intersection of the descending
ramp with the threshold level marks the end of the on-time
`	 interval Ton'
This rule governing the ramp-threshold interface is further illustrated
in Figure 2.7 for continuous inductor-MMF operations. Here, the inductor
voltage and the integrator output voltage are shown for constant-on-time
control. Notice the difference in the relative position of the threshold
level with respect to the triangular ramp.
When the inductor MMF becomes discontinuous, in Figure 2.7(B),
the inductor voltage vanishes for a certain interval. During this
interval, the integrator output exhibits a flat top. In the constant-
on-time control, this flat top coincides with the threshold level. Any
slight noise in either the flat top or the threshold level is likely
to trigger the on-off control, making the constant-on-time control high-
ly suscept' a to noise when engaging in discontinous-MMF operation.
Conversely, in the constant-off-time control, the flat top caused by
the zero inductor voltage level is above the threshold level, thereby
eliminating this noise susceptibility problem. Since the MMF is dis-
continuous when the requlator output load is light, the constant-on-time
and the constant-volt-second control, shown in Figure 2-II, are con-
sidered to have limited utility, and therefore are not to be included
in the analytical effort.
Hence, this effort concentrates on the time-domain analysis of
multiple-loop control based on constant off time and constant frequency.
The analysis includes all three power stages, with both continuous and
discontinuous MMF operations.
-27-
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2.2.6 Performance Analysis and Simulation Objectives (Cont.)
Perform Discrete Time-Domain Analysis
In performing the discrete time-domain analysis, three subprograms,
one fir each of the three basic power stages, are create:. Each subprogram
includes both continuous and discontinuous-MMF operations as well as the
constant off time and constant frequency control schemes. Each subprogram
(buck, boost, and buck-boost) has the capability of:
(1) Either constant-off-time or constant-frequency control
in one composite subprogram, or
(2) Either continuous- or discontinuous-MMF operation in the
same subprogram.
In discontinuous-MMF operation, the existence of a third time inter-
val during which the inductor MMF vanishes complicates the composite
subprogram to a certain extent. Two separate computer subroutines are needed
to compute the exact equilibrium state of the system for both continuous and
discontinuous modes. The information is then fed into a common linearization
subroutine to numerically derive the linearized system for small- signal anal-
ysis.
An information flow chart is presented in Figure 2.8 to show how the
converter,v„ n both continuous and discontinuous current operatiuns together
with two types of duty-cycle controllers, can be implemented in a single
computer program. The flow chart presented here is self-explan" ry, therefore
no description will be given.
^F
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Figure 2.8 Information Flow Chart on a Composite Subprogram
A
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2.3 Formulation of State Equotions
Mathematical models have been generated for the Buck, Boost,
and Buck-Boost DC-DC convertions using the constant frequency and
constant off-time pulse-width-modulation techniques. and are
discussed in detail in the following sections.
`	 2.3.1 Buck DC-DC Converter
2.3.1.1 Constant Frequency Buck Regulator
i
The buck do to do power converter topology is shown in Figure
2.9. The analysis approach is based on the ensuing mathematical model
and the capability to consider both continuous and discontinuous in-
ductor current operation.
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TK+I
	
TK+I
t?F2
+
	ON	 F1	 F2 ; ON	 F1 
+	 k+	 +2	 k+2 	
t
tK
	ti	 t2	 tk+1	 ti	 t2	 tk+2	 ti	 1:2
Fi4.2-10 Waveform of ei for Discontinuous Inductor-
Current Operation.
EQUIVALENT DISCRETE TIME SYSTEM
The waveform of ei vs. time shown in Fig. 2 .10 is used to establish
some notation regarding the time instant t k when each cycle starts and
each switching action occurs:
In steady state operation.
At tk • t' 1 +1 9 tk+2
	
the clock pulse turns the power switch
At 'cK . tk+1 . t
k+2	
the threshold condition turns the power
	
1	 1	 1	 switch "OFF",
At t2. t2+1. t2+
	 .	 the zero inductor current condition turns
off the power diode.
The time intervals t^ -tk . t2 -ti. and tk+l -t2 are defined as T&.
TF1 and TF2 . respectively. These time intervals my vary from cycle to
cycle. However, the time interval between t k and t 0 is a constant equal
to the period of oscillation T P , i.e.,
t 	 - tk n T 	 for all k	 (2-23)
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The system equations for Figure 2.9 •rG:
k	 FIX + G1U
	 tk < t < t^	 (2-24)
k	 F2X + G2U
	
t^ <, t < t2
	
(2-25)
k	 F3X + G3U
	 t2 < t < tk+1	 (2,-26)
where F1. F2. F3, G1. G2. and G3 are (30) constant matrices determined
by the system parameters.
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J
r
tand,
0	 0
G2 • G3 • 0	
k
0	 d
^3^1
The vectors X and U are state variable and forcing function vectors,
respectively.
X1	 eo
	
X e	 X2 • 1
X3	 ec
	
Ue	 Ul
	 EI
	• 	 U2	 ER
The constraints of the system are governed by the threshold
	
conditi on at t - t^, t2	 .
X3 (t i )	 ET.
the zero inductor current condition at t • t2 ♦ l, t2.	 .
X2 ,( tk ) • 0.
	
and the constant frequency condition	 .
Tk  ♦ TF1 ♦ TF2 • Tp	 for all k.
b
(2-27)
(2-28)
(2-29)
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Each of the linear equations (2-24) to (2-26) admits a closed form solution of
the form
X(tk) • X(t k+T^) • •1(Tk.) X (tk ) + Dl(Tkk U
	
(2-30)
X(tk ) • X(tk+TFl) • 02(Tf1 ) X_ (ti ) + o2(TF1 ) _U	 (2-31)
X(tk+1 ) • X(tk+TF2 ) ' OU TF2) X (tk) + D3(Tf2 ) U	 (2-32)
J
where •i(T) . aFiT	 i • 1. 2. 3	 (2-33)
DIM . #Fit[ o *-FI 'd5 ] 6i	 i • 1. 2. 3	 (2-34)
The structures of the matrices •i and Q1 for i • 1. 2. 3 have the following
forms:
	
till •1 12 	0
•1	 #121 •1 22	0
	
•131 •1 32	 1
41 11	0
01	 dl 210
dl 31dl32
0	 0
D1	 0	 0	 for i . 1, 2, 3
0	 dim
i
-36-
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Using equation (2-30) in equation (2-31). and the result in equation (2-32)
the equivalent discrete time system for the constant frequency buck converter
is given by:
X(tk^,1 )	 •3(TF2 ) 02(Tf 1 ) •1(Tk ) X (tk ) + 03(Tk ) 02(TF 1 ) D1(Tk	U
t	 + •3(TF2 ) D2(TF1 ) U + D3(Tk	U	 (2-35)
Also required in this description are the threshold conditions derived
from (2-27)
o1 31 (TON ) X 1 (tk ) + •1 32 (TON ) X2 (tk ) + •1 33 (TON ) X3(tk ) + d1 31 (TON ) Ul
+ d1 32 (Tk ) U2 n ET .	 (2-36)
^-T
the zero inductor current condition, derived from (2-28)
o221 (TF1 ) X 1 (tk.1 ) + 0222 (TF 1 ) X2(tkol) n 0'
and the constant frequency condition
T k
	 k k
F2 TP-TON-TF1.
(2-37)
(2-38)
Equilibrium Solutions
In steady-state, the following conditions prevail:
X(tk♦1 ) n X(tk ) • X• • constant
	
(2-39)
for all k
TON 1 • TON n IN n constant	 (2-40)
TF11 TFl • TF l • constant	 (2-41)
TF2 1 n TF2 * TFz n constant n TP-T®N-T 1	 ( 2 -42)
The Approximate Steady State
The approximate T*, TF 1 and TF2 can be computed using the following
formulae:
r—ElTh 	 E	 (2-43)R
2Lo Po (E
I -ER )	 (2-44)TF ln
El ER
Th • Tp-TO*N-TFl 	(2-42)
where	 Lo n the energy 'storage inductance
Po n output power
E  n input voltage
ER
 • output voltage
-38-
I.
o
(2-45)
Substituting (2-39 to 2-42) into (2-35). one obtains
X* - 03(TF2 ) 02(TF 1 ) 01(T8N ) X• + I O(TF2 ) 02(TF 1 ) D1(T&)
+ •3(TF2) D2(Tfl ) + 03(T12 ) ^ U
0 (TSN' Tfl' Tf2) X• ♦ Y (T&. Tfl' T F2 ) U
where (T8M , Tf l . TF2 ) . #3(Tf2 ) 02(TFl ) 01%) and V, (TaN' T11. Tf2)
. 03(TF2) 02(TF 1 ) D1(TU) ♦ #3(TF2 ) D2(TF1 ) + D3(TF2)9
The magnitudes of 
TSN' Tfl' and Tf2 are obtained from equations (2-42) to (2-44)
Equation (2-45) may now be solved for the state vector P. Using this solution
we may now solve for the states X1, X*2 , and X3. Solution begins by arbitrarily
setting X2 = 0. Then:
Xt - [$3 11 (0211 •1 11 +021201 21 ) + •312(0221#111+#222i121)] Xt
+ (#311#211dl11+0311e212dl21 + 03 12#221 dl 11 +0312#222dl 21 ) EI
+ (#311 d2 11 + $312d221 ) EI
+ d311EI
	 (2-46)
2-16) may be solved for XI
1	 _
K1 L#311 ( 02 11 01 11 +#2 03     120 21 + 	 12 02 210 11+02 22#1 21 )j
{#311 [0211 41 11 +021241 21+d211 ] + 0312[ 0221d111+0222d121
+ d221 ] + d311 ) EI
-39-
(2-47)
Using this result, the state X3 may now be derived from equation (2-36):
X3 = ET - •1 31 X* 1 - •1 32 X2 - d131 EI - d1 32 ER
	 (2-48)
In this approximation, the threshold condition where the inductor
current X2 equals zero may not be satisfied. This approximation is merely
employed as a starting point in order to search for the exact steady state.
The Exact Stead,
 State
Define the system state with the power switch off as
Y
_( tk) Q 
x (tk+TON)	 (2-49)
Z(tk ) 4 X (tk+TON+TFI)	 (2-50)
where, using Fig. 2-32, it is clear that
Y 3 (t k ) = ET	or all k	 (2-51)
Z2 (t k )	 0	 (2-52)
In steady-state operation
Y* = ol(T^N )X* + D1(T*N )U	 f1(TO*N , X*)	 (2-53)
Z* = 
02(TFl )Y* + D2(TF1)U = f2(TF1 , Y*)	 (2-54)
and
X* - 03(TF2)Z* + D3(TF2) U 	 (2-55)
It is Important to note that Tap and TF l are functions of X* and U via the
threshold conditions (2-51) and (2-52).
If TON and TF l are the exact steady state values, then the steady-state
X* calculated from (2.46 to 2-48) has to satisfy the following two matching
conditions:
-40-
n	 _ _	 N
(1) the zero-inductor-current condition
dwatch(x*' T&• TF1 ) a #221(TF1
(2) the state matching condition
Smstch(x* ' TON' TF1 ) ' *'d1(TF2)Z1 r 0332(TF2 ) Z2 + ET
♦ d332 (TF2 ) U2 - X3 n 0	 (2-57)
Newton's method may now be used '.o find the 
TON and TF l which satisfy
the matching conditions.
The step-by-step procedure is described as follows:
Step 1	 Use the approximate TON . TF l given in (2-43 & 2-44) to derive
the approximate state X* from (2-46) to (2-48).
Step 2	 Find a new TF l by Newton's method such that for the
given X* and TON together with the new T* , the zero-
Fl
current condition 
Bmatch (TON' X*, TF l ) = 0 will be
satisfied.
TF1 , TF1 _ Bmatch(TON)' X
'
 TF1)
[3Bmatch/aTF1 J Tp1
Step 3	 Check if Smatch = 0 is satisfied.
-41-
Step 4	 If Smatch - 0 is not satisfied, modify T*N according to
the equation
T*	 T; _ Smetch^ TON' TF1^
ON	
a a tch
/a,
ON TON
Step 5	 Use the new T* N and TF 1 , calculated in Step 2 and Step 4,
to derive a new approximate state X*. Then to go to Step 2
and repeat tho process until the state matching condition,
Smatch - 0, is satisfied.
A flow diagram for determininq the steady state is presented in
Fiq. 2.11(A) and (6). A subroutine 
Omatch is developed to search for
a proper TF1 to satisfy the zero-inductor condition shown in (2-56)
This subroutine is contained in another subroutine 
Smatch which
ultimately computes the state matching condition given in (2-57)
r
i
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APPROXIMATE
X•
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S1 0 Smatch(TON)
match 	 Y	
COMPUTE
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FIGURE 2.11A FLOW DIAGRAM FDR DETERMINING THE STEADY STATE
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Analysis of Linearized Discrete Time System
The analysis of stability. audio susceptibility. and transient response
due to step change in the input voltage and the load.is presented. The
analysis is based on a discrete system linearized about its equilibrium
state.
Derivation of the Linearized System
The linearized system can be derived by perturbing the system at the
kth cycle. After the perturbation the nonlinear discrete time system ,quation
(2,35) can be rewritten as:
x  + 
1 • f (xk U)
where i Q! )• •3 (TF 2 1•2 (TF 1 ) •1 	 (T^Nk ) x
+ •3 (T k) e2(TF 1 ) DI (TON)U
+ •3 (TF2 ) D2 ( TF 1 ) U
+ 03 (TF2 ) U	 (2-55)
This system can be linearized about its equilibrium state,x•.
If the following two terms are defined:
6K ( tk )	 x (tk ) - x*
and
6J 1 ( tk ) • Ul (tk)
it follows that:
6x (tk + 1 ) • it dx (tk ) • c6J1 (tk )	 (2-56)
-45-
r(2-57)
where * n aX f ( ,x.* . U_. ) x*, U*
and	 r '	 t (4' U) (x * *	 (2-58)1	 ,U
The matrix * is 3x3 and the matrix r is 3x1.
	 f
The partial derivatives may be approximated by difference quotients,
and evaluated numerically.
	 or
For sufficientl y small o x i ,(i a 1 9 • . . . 3),
211ax U* `
	
f1 (x l *+AX l )	 f l (x l *) - - - 
f1(x3*+ox3) - fl(x3*)
	
exl	 ox3
	
f3(xl*+oxl)	 f 3 (x l *) - - - 
f 3(x3*+ex3) - f3(x3*)
	
ex l 	 Ax 
(2-59)
Since x does not appear explicitl
y in f, the change of Ton , TF1 , and
T due to a change of ex i , i	 1	 ., 3, must be determined first
F2
in evaluating (2-59). The new T on and TF1 are computed according
 to the
threshold conditions (2-36) and (237).
Similarly,
fl(U1+eUl) - fl(Ul)
01
r	 of
'au l I x* U*
f3(Ul+nU l ) - f3 (U1)
Al	 .
(2-60)
x*, U*
-46-
fIt is important to select the appropriate increments axe and aUl.
Some experimentation with the increment size is advisable, since the accurac
of the partial derivatives depends on it. If the linearized system shows
high sensitivity, that is, changes its behavior rather rapidly as it moves
away from equilibrium, then the results obtained for the linearized system
are valid only for very small perturbations about the equilibrium state.
The Stability of the Linearized System
The linearized system
6x(t01 ) - i sx (t k ) + r6Ul(tk),
is stable if and only if all the eigenvalues of i are absolutely less than
unity, i.e.,
laij < .	 1 = 1, 2, 3, 4
	
(2-61)
The eigenvalues are evaluated by the computer. Changes of eigenvalues
as a function of system parameters can be plotted in the complex plane. The
location of the eigenvalues in the complex plane indicates not only the
stability but -',o the transient behavior of the system, i.e,, damping and
rapidity of response.
-47-
2.3.1.2 Buck Converter with Constant Off-Time Duty Cycle Control
The basic structure, and analysis approach, for the buck PAS program with
constant off-time duty cycle control are the same as for the constant frequency
buck PAS program. The differences between the two converter schemes exist in
the procedures for the computations of the converter switching times.
Constant off-time, TF, as defined in the context of previous converter
analyses, is the total time that the switching transistor remains off during
a switching cycle. Therefore,	 j
T F = TFl + TF2 =_ constant
	
(2-62)
Arbitrarily, TF has been assigned the value of the sum of T Fl and TF2,
determined for the constant frequency buck converter operating in MODE 1.
The expression of conservation of power for the buck converter is
given as:
T2	 2L0TPPo
ON n 	 I	 I - R	 (2-63)
Substituting T  = 
TON + T
F
 in the above equation results in the following
quadratic equation for TON:
E I (E I -ER ) TON - 2 Lo Po TON - 2 Lo Po TF n 0	 (2-64)
Solving this quadratic equation for TON gives the following expression:
Lo Po
 +	 (Lo p.)2 + E I (E I -E)(2 Lo Po
 T
TON	 -
	F) 	 (2-65)
EI(EI-ER)
Where the "+" sign has been chosen be fore the square root term since
Lo
 )o <	 (Lo Po ) + E I (E I -ER )(2 Lo Po TF)	 (2-66)
-48-
As in the constant frequency buck control, the clock pulse initiates the
TON period. Following the computation of TON , the other switching times
can be readily computed:
TF1	
(E	
R) * TON
	
(2-67)
R
•
TF2	 n T  - TF1	
(2-68)
T 
	 , TON + 
T 
	 ( 2-69)
The sequence of testing for the duty cycle scheme and Inductor MMF mode of
operation is illustrated in the computational flow chart presented in
Figure 2.12. As in the constant frequency buck PAS program, the error cri-
terion for MODE 2 operation is that T F2 is greater than EPS - 1.E-6.
The buck PAS program (Appendix A, Volume II) is written such
that one computer program package +nay be used to analyze both duty cycle
control schemes operating in either continuous or discontinuous inductor
MMF mode.
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2.3.2 Boost DC-DC Converter
2.3.2.1 Boost Converter with Constant Frequency Duty Cycle Control
Given the boost circuit of Figure 2.13,and ne state and input vectors
defined above, the state equations can be readily determined. To facilitate
the development of the state equations, two dummy variables, the voltage ei
'
	
	
and the current i U , as defined in Figure 2.13, are introduced. The resulting
generalized state equations for all modes of operation within each switching
cycle can be expressed in terms of the state and dummy variable and inputs.
R1	 L
	
vc • " R + 1 s^^ ' v c + C (R + Rs . i D	 (2-70)
R
ut	 0	 0	 0
1	 1	 RL	 1	 RSRL
	
e  = -
 C2 R5e  + C2RC	 L+ RS) . v c + ^--^	 RL+ RS^ . i D (2-72)
=	 1	 1	 R2	 RL	 v +	 nRo
	
i+ 	 e
ec	 f- C R - C R	 R + R ]. ^+ 1^	 c	 kC4	 (TI'R5	 RL	 1 5	 1 2	 L	 S	 L	 S
+	 1	 1	
R2	
R  RS	 + 	 eC R	 C R (R + R}' R+FS 	 i D	 (-C-In i1 5	 1 3\ 1	 2/LS 	 1 4^
	
+ - C1 R4 E I ' + C 1 R3	 ER	 (2-73)
Similarly, the output voltage, e o , can be written:
(kTR,A	 L
eo
The general form of the state equations is:
X. Fi x+ Gi u
where i = 1, 2 and 3 refer to the times Ton , TF , and TF , respect'vely.
1	 2
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2.13 BOOST CONVERTER
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eo
During Ton , the power switch S 1 1s on and the power diode S2
is off. Therefore, the dumpy variables are set to the following
values:
ei 
a E 
i D n 0
Consequently, F1 and G1 can be expressed is follows
F1	 = fill 0 0 0
o fl 22 0 0
fl 31 o 1`133 0 (2-75)
1`1 41 1`142 1`1 43 0
G1 0 0 0 0
91 21 0 9123 0 (2-16)
0 0 0 0
91 41 9142 91 43 0
where
1 Ro 11	 RL
fi ll	 ` o^ R +S R)	 f1 22 =L L o f1 31	 ` -`2 "5 ( LL	
S)
1`1, 3 = -
 C2 R 1`141 - [r,
 5 +(R +2 + CC^RR1	 3 ` 1	 2!	 L	 5
1`1 42
n^ F14 f143 ` rr15 91 21 	 ` " 91 23 ` L0
91 41	 ` " C R 9142 r1T 91 43 ` Z—,
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t
The output voltage becomes:
RL
eo LR + RS vc
During T F1 , the power switch S l
 is off and the power diode S 2 is on.
Therefore, e i and i D are:
RL 	RSRL
	
e i n Ste+ R - vc + R + R	 1 + ED
(2-77)
(2-78)
I
iD=i	 (2-79)
The resulting F2 and G2 are:
F2	 1211	 f212	 0	 0
1`2 21
	f222	 0	 0
f231 	f232	 1233 	0
1`241 	 242	 1`243 	0
G2	 0	 0	 0	 0
g2 21	 0	 0	 g224
0	 0	 0	 0
g241	 g242
	 0	 g`44
(2-80)
(2-81)
where
R	
12	 ^^yR12	 1211 = - RLRST ;	 12 n 
o 
L R ;	 21	 b`RS' "L'
RS RL \ 1
	 1	 RL l
1222 = - (Ro + WFY) ^ 	 1`231
 = ^- C
L S o	 2 5	
L
L S
Vl+^R
f232	 ^- —	 ;	 f233 - 
r25
1
	
R 2 l	 1	 n	 L1241 - [C l^(R+R/+^^"^14	 T3	 1	 2	 15	 14
	 L+ 
S
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. -, _: 	,.W'E2ar
nR
o1	 R2	 1	
n1242
 ' C R-. 
_ C R CR . Y C^ - T 1Y+ T14	 13	 1	 2	 15	 1	 L
1243 n 	 1 	 9221 ' -g2 24 ' 1
o '
	 9241	 ^n
n
g242 ' CIR3	 9244 ' C1T
The output voltage eo is now
n (
S RL
	
. v + (RSR L 1
	
1	 (2-82)
e°	 R + RL)	 c	 RS+ RS
k During TF29 the inductor current has gone to zero and both the
power switch S l and the power diode S 2
 are off. The dummy variables
take on the following values.
ei n EI
I	 iD n 1 a 
The F3 and G3 matrices discribing this mode of circuit operation are:
F3	 f3ll	 0	 0
0	 0	 0
1331
	0	 1`3330	 (2-83)
1341	0	 1343
G3 =	 0	 0	 0
	
0	 0	 0	 (2-84)
	
0	 0	 0
	
g342 0	 0
A
i	 ,
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ml	 =	 01 11 0 o	 0 D1	 o 0 0 0
0 01 22 o	 0 dl21 o d1 23 0
01 31 0 01 33 0 0 0 0
01 41 01 42 0143	 1 1
dl 
41 d142
dl 43
0
For 
TF1 •
02 n 	 0211 0212 o0 D2 n 	 d211 0 o d214
0221 0222 o	 0 d221 0 o d224
0231 0232 0233 d231 0 o d234
0241 0242 0243	1 d241 d242 o d244
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w
where
(IL
R
f3 11 n -	 R1+	 ) ;	 1331	 (-x-	 +JoL	 S	 2 5/ 
f 3 33 --	 1`341 n - nn_l (1^ +-) - ^-	 (1^—/(	 /	 \25	 \13	 1	 2	 15	 L	 S
f3	 1	 343	 11F5:	 g42	
rl V3
The output voltage, eo . is the same as during Ton'
RL	 (2-85)eo 
n R L + 
RS . vc 
By transforming the state equations into the state transistion format (Ref.
the preceeding equation sets may be represented in standard form;
Xk+l ` i^X k + D1 u
During each time duration within a switching cycle, the following
state transition and control distribution matrices are generated
For Ton'
e
rFor TF
2
	
0	 03 11 	 0	 0	 o	 D 3 - o	 0	 0	 0
0	 1	 o	 0	 0	 0	 0	 0
0331	 o	 0333 0	 0	 0	 0	 0
0341	 o	 0343 0	 o d342 0	 0
where
01 n eFiT
	
FiT fT -Fis	 i 
n 1, 2, 3
	
Di	 e	 0 e	 ds ]Gi
By combining the above state transition matrices, the nonlinear discrete
state transition equation for a complete switching cycle is obtained.
X (tk+l ) = OX (t k ) + V u
where t k and t k+l correspond to the time instances at the beginning of
the kth cycle and the (k+l)th cycle, respectively. The 0 and V matrics have
the following structures:
= 0 11	 012	 0	 o V = V ll	 0	 V 13	 V14
021	 022	 0	 o V21	 0	 V 23	 V2
031	 032 033	 0 V31	 0	 V33	 V3
041	 442 043	 1 V41	 V42	 V43	 V4
From the structure of e, it is apparent that the next values of X 1 , X2
and X3 are independent of peat values of X 4 , a property which is useful in
determining the steady state solution.
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Analysis
In order to approximate the steady-state solution necessary for the
linearized system analysis, the approximate switching times TON , TF1, and TF2
must be computed. The following formulae may be used:
TON a 0 0 0 + 0 - It (2 -86)
^ EI I - Q O+D^
n I	 O D I	 O D Q
TF2 • TP - TON - TFl	 (2-88)
where
LO s the energy storage inductance
PO a output power
n - efficiency
E  n input voltage
EO n output voltage
E  = saturation voltage drop of the power transistor
ED - forward voltage drop of the diode
The expressions for TON and TF1 are generated based on the flux and eneray
conservation principles given below (refer to Figure 2.13):
Flux Conservation
TON(EI - EQ) - TF1(EO + ED - EI) 	 (2_89)
Ener y Conservation
EI EI - E TON2 + nEI(EO + EDD^ EI-_ ) TF1 2 • Po	 (2 - 90)
ZLY
p 	 p
For the computation of the approximate steady-state solution, X*, Che following
state transition equation is solved:
X* . •X*+VU
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X* n [I-•] -1
 VU
Therefore:
By imposing the property of the state transition matrix, o. noted above, the
state variables XI , X 2 and X3
 can be computed independently of X4 . Therefore.
`
	
	 the solution of the steady-station expression may be partitioned such that only a
3x3 matrix need be inverted to solve for the X 1 , X2 , and X3
 states. The existing
voltage restriction on X 4 (tk ) [capacitor c  voltage in Figure 2.13] is used to
solve for X4 . The following expressions are the closed form solutions for the
approximate steady-state vector:
X1 s 10 -0 2.2 ) YS1.I + 0 12 VU21/DEN	 (2-91)
X2 n 	 10 21 U I + ( 1-011) VU 2 ]/DEN	 MODE - 1	 (2-92)
0	 MODE n 2
X3	 [(0 21 32 + 4 31
	
22	 1	 32	 11	 12(1-0 )) U + (0 	( 1-0 ) + o 	 $ 31 ) U2 )]/DET
+ U01 -433)	 (2-93)
X4 s ET - 01 41 X1 - 01 42 X2 - 01 43 X3 - d1 41
 Ul - d1 42 U2
	
- d1 43
 U3 - d1 44 U4	 The voltage restriction
	
(2-94)
on X4(t k ) [ecl (Figure 2.13)]
where
VU a V U
DEN n (1-0 11 )(1 -022 ) - 0 12 021
DET R (1-0 33 ) DEN
MODE	 ) 1
	 continuous inductor current operation
j 2 discontinuous inductor current operation
The performance of PAS2 (Appendix B), Volume II, with these computation
procedures was checked out.
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a
Continuous Inductor Current Mode of Operation
In order to make it complete in its capability of analyzing
converters, PAS2 was modified to incorporate the continuous inductor
current mode of operation. The appropriate subroutines requiring modifica-
tions were:
1) PAS2
	 i
2) STATE2
3) PSIM2
4) FFUNC2
5) GAMh12
Linearized System Analysis
The eiqenvalues of the Jacovian matrix characterize the linearized
system stability and indicate the system transient behavior, i.e., damping
and response time.
The system eigenvalues, as functions of the circuit parameters, are
computed numerically. In order to characterize the stability boundaries
(if relevant) of the linearized system,these eigenvalues are parametically
plotted on the Z-plane and analyzed with respect to stability and response
criterion.
Eigenvalues near the positive real axis of the Z-plane indicate that
the system has a long time constant; eigenvalues equal to zero in discon-
tinuous current mode indicate that the inductor current state variable
sampled at ,.oy cycle is insensitive to the state variable in the previous
cycle. The indictor current translates to zero following any small signal
perturbation.
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2.3.2.2 Boost Converter with Constant Off-Time Duty Cycle Control
The primary structure,and analysis approacn,of the boost PAS program for
constant off-time duty cycle control are the same as for the constant frequency
boost PAS program except for differences in the evaluation of the converter
switching times.
Off-time, T F , as defined in the context of previous converter
analyses, is the total time that the switching transformer remains off during
a switching cycle. Therefore:
T 
	 n 
TFl + T
F2	 (2-95)
In constant off-time control, TF
 is held constant while 
TF1 and TF2 are allowed
to vary. Arbitrarily, T  has been assigned the value determined for the constant
frequency ``first converter operating 'in MODE 2.
The conservation of power for the boost converter may be represented by
the equation:
2 2 Lo Po T (ED + ED - EI)
TON	
El I
	 Q 0 + 0 Q
(2-96)
Substituting the expression T  n TON + T  in the above equation results
in the following quadratic equation for TON:
n E l (EI - EQ )(ED + ED - EQ ) TON • 2 Lo Po (EO + ED - EI) TON
	
(2-97)
-2 Lo Po
 (EO+ED-EI)TF n 0
Therefore, solving this quadratic equation for TON gives the following solution:
TON
Bpi_-_- ! + 4 QA OC	 (2-98)
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where
QA ` n El (El - EQ )(EO + ED - EQ)
QB • -2 to Po (E0 + E
D - EI)
QC ' QB - T F
and where the positive sign has been chosen before the square root since
QB <	 (QB 2 ) + 4 - QA - QC
As in constant frequency boost control, the clock pulse initiates the TON
Period. Following the computation of TON , the other switching times can be
readily computed:
(EI - - E
T F2	 TP - TON - T Fl	 (2-100)
T 	 TON + T 	 (2-101)
The testing sequence for the constant off-time duty cycle scheme and the
different indu..or MMF modes of operation are illustrated in the computational
flow chart presented in Figure 2-14. As in the revised constant frequency
boost converter PAS program, the error criterion for MODE 2 operation is that
T F2 must be greeter than 1% of the switching period.
The boost PAS2 program (Appendix B, Volume II) is written such that one
computer program package may be used to analyze both duty cycle control schemes
operating in either continuous or discontinuous inductor MMF mode.
i
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2.3.3 Buck Boost DC-DC Converter
2.3.3.1 Buck Boost Converter with Constant Frequency Dui Cycle Control
	
Figure 2-15 prese,,	 he circuit configuration of the buck-boost
converter with a constant frequency duty cycle scheme.
As opposed to the inductor current state variable representation utilized
in the previous BUCK and BOOST power converter analysis programs, the in-
ductor flux, which is continuous, replaces the discontinuous inductor current
as a system state variable. Therefore, the state and input vectors, X and U
are defined as:
X1	
V 
e X2	Flux
	
X i	 `	 (2-102)
X3
	eR
X4	^C
U 1	 EI
U	 U2	 E 	 (2-103)
U3	 EQ
U4
	ED
r
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The constraints on this system are:
1) X4(tk) n e C (tk)	 ET
	
(2-104)
2) X2 (t2 ) n Flux(t2 ) n 0
	
(2-105)
3) TON + TFl + T F2	 TP
	 (2-106)
In order to utilize the inductor flux as a state variable, the magnetiza-
tion characteristics of the inductor have been quantified. The flux is ex-
pressed by the following equation:
flux n MAN'
where
	
	 u = permeability or the ratio of the flux density to the magnetizing
force
A e cross-sectional area
L = length
N = number of turns
i i current
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For convenience in deriving the state equations, a constant k is defined:
k E
Therefore, the expression for Flux may be written:
Flux a kNi a
•
The following expression for k can then be utilized for the resulting equation
set:
•	 k	 L7
where k is in units of webers per imp turns.
In the derivation of the state equations, it is convenient to define the
current i in the following manner:
i • Kp Flux	 where Kp	 -k-
During the TON period, when the switching transistor is on and the diode is
off, the following set of equations describes the power converter operation.
_	 1
vc 	 c	 (2-107)
RID 	
E
Flux	 - _- Flux + N - ^
	
(2-108)
0	 1	 1
^R	
1 - • R
	
• vc - rw 
• eR	
(2-109)
2 5	 L 5	 2 5
R	 R	 NR
1	 1
• -	 J
ec	
rX. +	
2	 L
1 1 2+ 3 1+ 2 	LKR vc
	
30+ ^-R L F1 ux
1	 1+	 5eR-01	
N3
97•E
	
1
I• 	 ♦R	 E15	 "14	 3 12^	 R
Is 25
N 2
^ Ir.
	
EQ	 (2-110)
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rRL
vo 	L+RS vc (2-111)
.,
During the TFl period when the switching transistor is off and the power
diode is on, the following equation set describes the system:
R
vc
 • - (R KS) v	 Lc + ^ ^- Kp Flux
	 (2-112)
O L S	 0 L S
Flux	 - ( R -) W- vG - ( RSA- + RO) ^ Flux - A- Ep
	 (2-113)
L S 2	 L S	 0	 2
R	 RR
eR
	 r77 ( R +R) v  + Z^- (	 -) Kp •Flux - C . eR (2-114)2 5 L S
	 2 5 
•	 _	 i
e c	 ( C^	 +
R2_C1	
1 2
+Rs-TR 1 +1R2^
1 N3
^) ( R Sk-)	 vc
- [( Cr— +1	 5
R
^Rft +R	 +R	 -1	 1	 2	 3	 1	 2 C K1 4
N
N3)(
2
RR	 N
S^ +1^)-
 C	 I^ RO Kp•FluxL	 S	 C IT4 	 2
II	 l	 N3
+ rI r55 eR ♦ C1
 R3+ 1 
2 -T ER + ^ 
l-
 
W2- 
ED	 (2-115)
l^
^2
v RL	 • v + RSRL Kp •Flux	 (2-116)
o K+F c LTvs
During the TF2 period when both the switching transistor and the power
diode are off, the following state equations describe the converter system
operation.
- ^e-^-l-^-^ V
	
V C	 O^ (R +RS)	 C
	
(2-117)
t
	flux	 0	 (2-118)
a	 R
	
e R	 Z^ ( L^ R vc - ^ eR	 (2-119)
	• 	 1	 R2	 R 	 1ec - ^ + 1 - —(1-+R^ { L S
	
^-	 vc + ^ ReJ
1R 1I I^..J. ER	 (2-120)
R1 +R 2
v
 p L	 v
L	 S
(2-121)
r	 In matrix representation, Lhe above state equations for each time period
may be expressed in the general form:
x A	 Fi X+ Gi U 1	 1,2,3
where for TON
n fill	 0	 0 0 G1 0 0 0	 0
0	 f122	 . 0 0 9121 0 0123	 0
f1 31	 0	 f133 0 0 0 0	 0
f1 41	 f1 42	 f1 43 0 9141 9142 91 43	 0
+
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	G2 • 0	 0	 0	 0
	
0	 0	 0 9224
	
0	 0	 0	 0
0 
9242 0 9244
	G3 • 0
	 0	 0	 0
	
0	 0	 0	 0
	
0	 0	 0	 0
	
0	 9342 0	 0
and for TFl
F2	 f211	 f212	0	 0
f221
	f222
	0	 0
fZ31	f232 f233 0
f241	 f242 f243 p
and for TF2
F3	 f311	 0	 0	 0
0	 0	 0	 0
f3 31	0	 f333 0
f341	0 f343 0
The state transition equations are of the form:
Xk+l	 ai x  + Di u i n 1,2,3
where
	 •l	 0111 0 0 0	 D1	 n 0 0 0 0
0 0122 0 0
d121 0 dl 23 0
01 31 0 0133 0 0 0 0 0
01 41 01 42 01 43 1 dl 41 d1 42 41 43 0
and	 •2	 •	 0211 0212 0 0	 D2	 n 0 0 0 d214
0221 ,222 0 0 0 0 0 d224
0231 0232 0233 0 0 0 0 d234
0241 4242 6243 1 0 4242 0 d244
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and	 •3	 011 0	 0	 0	 D3	 0	 0	 0	 0
0	 0	 0	 0	 01 	 	 .0	 0
,331	 0	 #333 0	 0	 0	 0	 0
#341	 0	 #343 1	 0 d342 0	 0
Switching Times Analysis
The approximate steady-state switching times may be derived for the constant
frequency control case. The boundary condition inherent with this system is that the
time T  is a constant, that is:
TP ` TON ♦ TF1 ♦ TF2 ` constant	 (2-122)
Due to the conservation of flux in the inductor, the following restriction
applies:
VO + ED	
- (E I - EQ) TY ^	 (2-123)1	 F1
Finally, an expression involving the , conservation of power is needed to complete
the necessary information for calculating the approximate times:
TON2 EI (EI - E )	 a Po	 (2-124)
_WTP	 n
Using these expressions, it is possible to derive the following relationships:
TONr^ P o—n rj
	 I - Q	
(2-125)
NE - Ez	 (2-126)
TF1	 A^ ( OV 
I 
4 E0) TON
TF2 ` T  - TON - TF1	
(2-121)
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As in the previous material. Mode 1 is the zondition that T F2 ' 0
(inductor current is continuous), and Mode 2, the condition that T F2 00
(inductor current is discontinuous). Assume that-the circuit now operates
with a load resistance such that T F2 = 0. Allow the load to vary uniformly
in a direction where inductor current at the end of T Fl approaches zero.
That value of load resistance at which the inductor current at the end of
TFl first becomes zero is a critical resistance. (Equivalently, the value
of resistance that first gives a non-zero T F2 is a critical resistance).
This critical resistance may be found in the followinq way:
From the power conservation expression, we have:
T 2 s	 2LPo
ON	 n I	 I -
 G (TON + TF1 +T F2 )	 (2-128)
From this expression, and using the expression for T FI , we have:
N EE
n EI(EI-EQ) RL TON - 2LVO (1+T	 (	 o	 ))	 T
F2
	
	
nN	 (2-129)
2LVO
The critical load resistance may now be found:
N E E
2LVO (l+ ^ ( v- I+^))	 ( 2 -130)
R
C
 . critical RL
n E  ( E I -
 
E Q ) TON
For MODE 2, the switching times are given above. For MODE 1,
howeve r , the following times are more easily calculated using the equations:
TP
TON
	
1+ N
2 ( . I
 -
	 )	 (2-131)
N1	
VO+ED
TFl	 TP - TON	 (2-132)
TF2 • 0 (by definition)
	
(2-133)
"ir the actual PAS program, the criterion for MODE 2 operation is given by
ie inequality constraint:
TF2 > 0.01 T 
iat is, TF2 must be greater than 1% of the switching period.
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Steady-State Solution
Propagating the state variables through a complete switching cycle
results in the following expression:
	
x(tk+l )	 n $3 e2 41 x(tk ) + [e3 02 D1 + #3 D2 + D33 u	 (2-134)
a u x(tk ) + V u
I
Since x(tk+l ) - x(tk) ' x« , the approximate steady-state x*
may be calculated using the following procedure:
	
x* 	[I - 0^ -1 V u
where x* • [x; xi x33T and
x4 ` ET - 4141 x  - 41 42 x2 - 4143 x3 - dl 41 ul - dl 42u2 - d1 43 u3
The exact steady-state solution for the state variables can be computed using
a Newton- Raphson iteration algorithm to find the proper TON and T F1 , and hence,
x'; which satisfy the state matching conditions defined below. The matching
condition on the integrator output voltage, Smatch' and on the inductor flux,
Smatch' defined below:
k	 - xk+1 -xk•03kzk+•3kzk+zk+d3ku ^xkS
	
a^atch	 4	 4	 41 1	 43 3	 4	 42 2	 4
	Smatch	 z2 0221 yi + X222 y2 + D224 u4
Iterating on TON and TF1 in order to drive these matching conditions to
zero results in tha proper exact steady-state solution for x.
`	 Therefore, by defining the following variables
ir(tk ) a x(tk
 + TON ) • e--* x_Ctk ) + D-4 u
^;.	 z(tk) a X(tk + Tn) • L24 Y(tk ) + D2* u
x(t	 ) e z(t + T k) • •3 z(t ) + D3 u
k+1	 k	 f2	 - -k — k	 --k -
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i
6the state wriiDle Dounder.r condlttons aay De •x{..
y4 (t k ) ` 01 41 x l (tk ) + 41 42 x2 (tk ) + 0143 x3 (tk ).+ x4(tk)
+ dl 41 u
 
 + d1 42 u2 + d1 43 u3 a ET	(2-135)
2 2 (tk ) o 4221 yl (tk ) + 4222 Y2 (tk ) + d224 u4 n 0	 (2-136)
TF2 ` TP TON - TFl	 (2-137)
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2.3.3.2 Buck-Boost Converter with Constant Off-Time Duty Cycle Control
The basic structure and analysis approach of the buck-boost PAS program
for constant off-time duty cycle control is the same as for the constant frequency
buck-boost PAS program. The differences between the two converter schemes
exist in the procedures for the computations of the converter switching times.
Constant off-time, T  as defined previously, is the total time that
the switching transistor remains off during a switching cycle. Therefore
T F ' TF1 + TF2 
E constant
	
(2-138)
Arbitrarily. T  has been assigned the value of the sum of T tl and TF2
determined for the constant frequency buck-boost converter operating in
MODE 1.
Conservation of power for the buck-boost converter is expressed
in the equation:
T 2	 2LoTPPo
ON w n EI(EI-EQ)
(2-139)
Substituting for T  in the above equation results in the fallowing
quadratic equation for Tp:
n E I (E I -EQ ) TON - 2 Lo Po TON - 2 Lo Po TF • 0 (2-140)
Solving this quadrttic equation for TON. gives:
T	 Lo Po +	 (Lo
 Po ) + n E I (E I-EQ)(2 Lo Po TF)	 (2-141)
ON
n EI(EI-EQ)
Where the 'Y' sign has been chosen before the square root because
Lo Po	(Lo Po) + n E I (E I -EQ)(2 Lo Po TO	 (2-142)
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As in the constant frequency buck-boost control, the clock pulse initiates
the 
TON 
period. Following the computation of TON , the other switching times
can be readily computed:
TFl . 
(E I EQ^ * TON	 (2-143)
T
F2 n T  - TFl	
(2-144)
TP	 a TON + 
T 
	 (2-145)
The sequence of testing for the duty cycle scheme and inductor MMF mode of
operation are illustrated in the computational flow chart presented in
Figure 2-16. As in the constant frequency buck-boost PAS program, the thres-
hold criterion for MODE 2 operation is that T F2 is greater than 1% of the
switching period.
The buck-boost PAS program (Appendix C, Volume II) is written
such that one computer program package may be used to anlayze both duty
cycle control schemes operating in either continuous or discontinuous
inductor MMF mode.
•
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2.4 Computer Programs.
Computer programs have been generated using the three mathematical
models described. Figure 2-17 shows the general information flow chart
for a composite subprogram including both continuois and discontinuous
inductor current operation, and constant frequency or constant off-time
control.
The performance analysis computer flow diagrams are included as
part of Appendix A through C, Volume II, for the buck, boost, and
buck-boost regulators, respectively. Although the programs are
similar, that for the buck-boost is most complex. In review of the
presently available data, it seems reasonable that the buck-boost
computer program can be modified so that it is capaule of performing
the buck, boost and buck-boost DC-DC converter performance analysis.
-78-
Tp
T TaffToff	
CONSTT.. Tp
CONST- Taff ?
CONS;.
  Tp
CONST. Toff
DC-DC CONVERTER
N
	
CONTINUOUS	
Y
OPERATION 7
COMPUTE
EQUILIBRIUM
STATE
COMPUTE
EQUILIBRIUM
STATE
COMPUTE
EQUILIBRIUM
STATE
COMPUTE
EQUILIBRIUM
STATE
DERIVE
LINEARIZED
SYSTEM
EVALUXI
SMALL SIGNAL PERFORMANCE
STABILITY
AUDIOSUSCEPTIBILITY
TRANSIENT
Figure?-17 10ormation Flow Chart on a Composite Subprogram
-79-
a
__ A A.,_ ,._
2.5 Computer Performance^lnalysis Results.sults.
The performance analysis computer programs provide the following
results ;
• Linearized stability analysis.
• Root locus analysis - up to 10 optional system parameters.
• Audio-susceptibility analysis.
• Transient response analysis - linearized system.
• Discontinuous or continuous inductor MMF mode of operation.
• Load change analysis - linearized system.
• Analysis of a non-linear transition response to a step input voltage.
• Constant frequency or constant off-time duty cycle control.
The computer programs contained in Appendix A through C (Volume III
have been verified experimentally for the buck, boost and buck-boost
regulators, respectively.
A brief example of the computer results for a buck-boost converter is
presented to illustrate the type of data available.
Figures 2-18 to 2-21 show the root locus results of a buck-boost
DC-DC converter where circuit parameters are varied in order to establish
the relative
	 ability of the converter.
•	 Figure 2-18 C2 varied
•	 Figure 2-19 R5 varied
•	 Figure 2-20 R4 varied
•	 Figure 2-21 CO varied
Figure 2-22 and 2-23 show the small signal open-loop gain and phase
	 -
relationsmip. Figure 2-24 shows the output transient response when the
input voltage is changed from 24 VDC to 40 VDC.
Figure 2-25 shows the output transient response when the output load
resistance is changed from 49 ohms to 600 ohms.
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3.0 DESIGN OPTIMIZATION OF POWER COWERTER
1
3.1 Introduction.
In converter design practice, it is often attempted to find the small-
eat possible magnetic core to accommodate the necessary windings in order
to satisfy a given set of design requirements (81. It is hoped, in return,
that the weight and size of the overall converter would be reduced. One
effective way to reduce the weight and size of the magnetic components
(a way which many designers are pursuing nowadays) is to increase the switch-
ing frequency of the converter. To a certain extent, this approach is viable.
Equations which govern the selections of design variables (such as magnetic
components and capacitors), however, are nonlinear and interdependent due
to the complex nature of various functions of power converter design, Employ-
ing the conventional design approach, only a piecemeal, iuboptimum converter
design at beat can be achieved. For example, when the size of the energy
storage inductor is reduced, the ac switching current component is invari-
ably increased. Consequently, a penalty is imposed on the weight and size
of the i-nut filter design in order to attenuate the ac switching current
component which reflects back into the source. Similarly, as the ac
switching current component is increased, larger output filter capaci-
tors should be used to limit the output ripple voltage component. To give
further illustration of the complex interrelations: When the switching
frequency is increased beyond a certain range, the gain of weight- and
size-saving of magnetic components is diminished because the magnetic
core losses and the semiconductor switching losses are increased
as a function of switching frequency. Thus, higher losses and heavier
overall system design can result due to the increase of weight and
size of package and heatsink. The goal 	 of a minimum weight converter
_89-
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design is seldom achieved, despite the extensive and time-consuming trial
and error design process.
In power-converter design, the key to implementing a successful design
optimization rests largely on the availability of 	 suitable mathematical
and computer programming technique Handicapped by a lack of suitable design and
optimization tools, the tendency has been for a designer to rely on
time-consuming intuitive and empirical methods resulting in a sub-
optimum design. Such inadequacies invariably lead to penalties involving
	 +
equipment weight, operating efficiency or other performances.
The philosophy of design optimization [81 of a power converter is
briefly described in the following:
3.1.1 Design Optimization
A non-optimum design (illustrated in Fig. 3.1.1) generally involves
four design ingredients First, a set of performance requirements
such as output ripple factor and frequency-dependent source conducted
EMI level, r - (r l , r 2 , ..., rm), is given to guide the design.
Second, a SUL of deign constants, such as transistor switching times
and iy=ax'Mum magnetic operating flux density, k - (k i t k2 , ..., kt),
is employed. These constants are known to a designer either through
manufacturers' data sheet, or designer's common sense and experience.
Third, the objective of the design is to pinpoint numerically all
6
the unknown design variables such as the detailed magnetic core
size, mean magnetic path length and other component sizes,
X - ( x l , x 2 ,	 xn). These three design ingredients are then
integrated together with the fourth ingredient, the nonlinear design
constraints such as output ripple voltage constraint, EMI constraint,
window area constraints and flux density constraints, g i (x,k,r) - 0.
-90-
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DESIGN APPROACH WITHOUT OPTIMIZATION
PERFORMANCE
REQUIREMENTS
r n tr ...r )	 DESIGN
CONSTRAINTS
g i(x,k,r)-0 DES ICN
VARIa II.ES
X - (x1''xn)
DESIGN
CONSTANTS
k - (k I'll KI)
n > j ^	 INFINITE SET OF SOLUTIONS TO SATISFY
ALL CONSTRAINTS g j (X,k,f) = O
AND PERFORMAWE REQUIREMENTS
Fig. 3.1.1 Conventional design approach
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Due to the design complexities of the switching power converter, the
number of unknown design variables generally exceeds that of the constraints.
Therefore there exists a virtually infinite set of solutions which satisfy
both the constraints and performance requiremen ~ s. Different desibaers
may come out with completely different designs based on individual design
experience and approaches. For example: Having selected a power circuit
	 4
configuration, the designer picks a power-converter switching frequency
through intuition or experience; then, using the performance requirements,
	 6 1
he proceeds to obtain input filter design, output filter design, and energy
storage inductor design. The same procedure may be repeated several times
for different switching frequencies before a comparatively lower weight
power-circuit design is achieved. Such a design is characterized by the
designer's subjective judgement. Despite the time consuming iterations,
optimization of the overall. power converter is seldom achieved.
The optimum design approach takes advantage of powerful, computer-
aided, nonlinear programming that integrates all the design ingredients
in the objective function -that is, the function to be optimized- defined
by the designer. The objective function can be the converter weight,
efficiency, or any other realizable physical quantity. The philosophy
of design optimization (shown in Fig. :.1.2) is obtained through the
injection of an objective function f(x,k) into the ,	 3 1	 zonal design
t
approach. The essence of the design optimization is when ^o realize a set
of design variables using nonlinear programmin 	 iiqu%. This set will
satisfy all constraints g j - 0 and requirements ., and concurrently
optimize a certain converter characteristics, f(x,k),defined by the aesigner.By
introducing the objective function into the design irocess, the infinite set
of design solutions presented in Fig. 3.1. 's reduced to a single solution
set that is an optimum of the objective function.
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PERFORMANCE
REQUIREMENTS
r a (rl...rm)
DESIGN
VARIABLES
X • (xl...xn)
DESIGN
CONSTRAINTS
gj(x.k,r) nO
DESIGN
CONSTANTS	 OBJECTIVE
K • (kI...k1)
	
FUNCTION
f(x.k)
BY INTRODUCING THE OBJECTIVE FUNCTION INTO THE DESIGN
PROCESS, SINGLE SET	 OPTIMUM SOLUTION (X i , X2.....xn)
CAN BE PINPOINTED TO SATISFY ALL CONSTRAINTS 9 J = 0 AND
CONCURRENTLY OPTIMIZE THE OBJECTIVE FUNCTION f(X,Ic)
}
3.1.2 Power Converter Optimization
The purpose of this report is to demonstrate the usefulness of an
Augmented Lagrangian Multiplier (ALAI:) based nonlinear programming
technique. This is used for a minimum weight design of the boost and
buck-boost power converters. Previous experiences of the authors with
the use of ALAG based programming techniques for power converter design
optimizations [15] have encouraged stich all 	 According to
expectations, reliable results have also been obtained for boost and
e
Fig. 3.1.2 0h`r:1-mum design approach
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husk-boost couverte N.
At the beginning, mathematical models are presented for the hoost
and hock-boost converters. Various design requiremvilts rid physical operating
characterist ics of these converters tire summarized in the form of equality
and inequality constraints. The minimum weight design requirement is
forma I lit ed as the object ive funct ion.
A. Problem FormuIat ion
The circuit schematic, the objective function, and set of constraints
are briefl y discussed here for the hoost and the buck-boost converters
shown in Fig. 3.1.3.
A. l. 01)1octive Function: 	 the objective function is formulated as a sum
of various component weights which include:
(1)	 Core weight.
(ii) Winding weight.
(iii) Capacitor weight.
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3.1.2 Power Converter Optimization
The purpose of this report is to demonstrate the usefulness of an
Augmented Lagrangion Multiplier (ALAC) based nonlinear programming
technique. This is used for a minimum weight design of the boost and
buck-boost power converters. Previous experiences of the authors with
the use of A1.AG based programming techniques for power converter design
Optimizations [15] have encouraged such an approach. According to
expectations. reliable results have also been obtained for boost and
buck-boost converters s.
At the beginning. mathematical models are presented for the boost
and buck-boost converters. Various design requirements and physical operating
characteristics of these converters are summarized in the form of equality
and inequality constraints. The minimum weight design requirement is
formal.ated its the objective function.
A. Problem Formulation
The circuit schematic, the objective; function, and set of constraints
are briefly discussed here for the boost and the buck-boost converters
shown in Fig. 3.1.3.
A.1. Obiective Function: 	 The objective function is formulated as a sum
of various component weights which include:
(i) Core weight.
(ii) Winding weight.
(iii) Capacitor weight.
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(iv) Source weight.
(v) Package an y' heat sink weights.
A.2 Constraint are: A number of equality and inequality constraints
form the constraint get:
(i) 1he loss constraint which is composed of input filter copper
loss, conduction and switching losses of transistor and diode, two-winding-
inductor copper and core loss, and output filter capacitor F.SR loss.
(ii) Operating flux density constraint.
(iii) Window area constraint.
(iv) Parasitic resistance constraint.
(v) Input filter peaking constraint.
(vi) Frequency dependent source EMI constraint.
B. Solution Methodo126y
The stringent requirements for modeling the power converter design
give rise to a set of very complicated nonlinear equations and an objective
function. Obvi itsly, such a model does not lend itself to a closed form
solution; but one may use numerical techniques to arrive at an optimum
solution. There are several nonlinear programming algorithms which provide
convergence from a reasonable set of initial guesses. The selection of such
an algorithm depends on the characteristics of the problem at hand, and the
availability or non-availability of a feasible starting solution.
In the course of this research project two nonlinear programming
algorithms were found to be appropriate for use in the minimum weight
design optimization study. Both of these algorithms are based on
transforming a constrained optimization problem into a sequence of
unconstrained problems. The successive solutions of unconstrained
-96-
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(iv) Source weight.
(v) Package am heat sink weights.
A.2 Constraint are: A numbur of equality and inequality constraints
form the constraint get:
(i) the loss constraint which is composed of input filter copper
loss, conduction and switching losses of transistor and diode, two-winding-
inductor copper and core loss, and output filter capacitor ESR loss.
(ii) Operating flux density constraint.
(iii) Window area constraint.
(iv) Parasitic resistance constraint.
(v) Input filter peaking constraint.
(vi) Frequency dependent source EMI constraint.
B. Solution Methodology
The stringent requirements for modeling the power converter design
hive rise to a set of very complicated nonlinetir equations and an objective
function. Obvi , tisly, such a model does not lend itself to a closed form
solution; but one may use numerical techniques to arrive at an optimum
solution. There are several nonlinear programming algorithms which provide
convergence from a reasonable set of initial guesses. The selection of such
an algorithm depends on the characteristics of the problem at hand, and the
availability or non-availability of a feasible starting solution.
In the course of this research project two nonlinear programming
algorithms were found to be appropriate for use in the minimum weight
3sign optimization study. Both of these algorithms are based on
ransforming a constrained optimization problem into a sequence of
aconstrained problems. The successive solutions of unconstrained
problems converge to a solution of the constrained problem. The
Sequential Unconstrained Minimization, Technique
	 T) [10,11] and
the Augmented Lagranglan Multiplier Techniques (ALAG) [12, 13, 14] are
two popular parametric transformation techniques that have been examined
during this study. The ALAG algorithm has been found to be the faster and
easier technique for the problem at hand [15]. The design optimization
results that are presented in this report are obtained using the ALAG
algorithm.
The following optimization approach is proposed for finding the
converter minimum weight design:
(i) Fix the switching frequency.
(ii) Find all the circuit parameters which give the minimum
system weight for the givers frequency.
(iii) Change the system frequency over a certain desirable range
and repeat the process.
C. Advantages of Computer Aided Design (CAD)
Using the Computer-Aided-Design (CAD) approach, designers no longer
have to relay on subjective and brute-force trial and error methods.
Computer-aided design not only provides the optimum solution but also
offers the following advantages:
(1) The CAD approach is cos., effective, since the switching frequency,
circuit components and optimum ma aetic designs, (down to the
details of core size, mean magnetic path length, eLc.) can be
obtained in one computer run. This capability has a unique
distinction over the conventional piecemeal suboptimum design.The CAD
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problems converge to a solution of the constrained problem. The
Sequential Unconstrained Minimization, Technique 	 T) [10,11] and
the Augmented Lagrangian Multiplier Techniques (ALAG) [12, 13, 14] are
two popular parametric transformation techniques that have been examined
'
	
	 during this study. The ALAG algorithm has been found to be the faster and
easier technique for the problem at hand [15]. The design optimization
0
	
	 results that are presented in this report are obtained using the ALAG
algorithm.
The following optimization approach is proposed for finding the
converter minimum weight design:
(i) Fix the switching frequency.
(ii) Find all the circuit parameters which give the minimum
"i	system weight for the giver, frequency.
(iii) Change the system frequency over a certain desirable range
and repeat the process.
C. Advanta es of Computer Aided Des 1 n CAD
Using the Computer-Aided-Design (CAD) approach, designers no longer
have to relay on subjective and brute-force trial and error methods.
Computer-aided design not only provides the optimum solution but also
offers the following advantages:
(1) The CAD approach is cos, effective, since the switching frequency,
circuit components and optimum magnetic designs, (down to the
details of core size, mean magnetic path length, etc.) can be
obtained in one computer run. This capability has a unique
distinction over the conventional piecemeal suboptimum design. The CAD
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approach integrates the interdependent nature of the various
functions of the power converter.
(2) By treating the switching frequency as a parametric constant
f	 in the simulation process, the overwhelming computation time
and convergence difficulties which otherwise rejult can be
reduced to a minimum.
(3) Assessment of tradeoffs between converter weight and loss as
function of switching frequency is immediately possible through
the proposed approach.
i
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k	 3.2 BOOST CONVERTER OPTTMIZATION - OaizCTIVE FUNCTION AND CONSTRAINTS
In this chapter. the formulation of objective functions and design
constraints for the boost power converter are presented:
(1) To use this practical example in order to illustrate the
power converter design optimization using the nonlinear programming
techniques; and (2) To demrnstrate the minimum weight design of the
switching power converter and its weight/loss tradeoffs. The circuit
schematic with a two-stagic input filter is shown in Fig. 3.2.1. The
energy storage inductor L5 stores the energy when the transistor Q is
on, then releases the energy to the load and recharges the output filter
capacitor when transistor is off. The key operating waveforms of this
circuit are shown, in Fig, 3.2.2. In this figure:
I i W input average DC current.
I0 a output average load current.
2d - peak to peak ripple current in L5.
The waveforms are employed to facilitate drivations of the objective
function and the constraints.
3.2.1 Unknown Design Variables.
There are 22 design variables for this boost power converter
including RLC component values, and details of magnetic design such as
core cross-sectional area, mean magnetic path length, number of turns
and winding area. The transitor switching frequency and converter
overall operating efficiency are two other important variables.
-99-
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Fig. 3.2.2 Important waveforms for the Boost converter
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.R1, R2. R'5 : DC winding resistances of inductors L 1 , L2 . LS respectively.
R3
	: Input filter damping resistor.
Ll , L2	: Input filter inductors.
L5	: Energy storage inductor.
C3 . C4 , C6 : Filter capacitors.
A1 . A2 , A5 : Core cross-section area of inductors L 1 , L2 and L5,
respectively.
Z1 , Z29 Z5 : Mean magnetic path length of inductors L l . L2 and L50
respectively.
N1 , N2 , N5 : Number of turns on inductors L1 , L2 and L 59 respectively.
AC1 ,AC2 .AC5 : Winding areas per turn for L1, LZ and L5,respectively.
F	 : Transistor switching frequency.
off	 : Overall operating efficiency.
3.2.2 Design constants.
Design constants are obtained either through manufacturer's
specifications or designers' own experiences. Numerical values in MKS units
are given in the parenthesis.
F	 . Winding pitch factor • mean length per turn:C	 core circumference
F 
	 : Core window fill factor:(0.4).
P	 conductor resistivity:(0.172 x 10-7).
D I	 : Core density: (7800).
DC
	: Conductor density:(8900).
BS	: Maximum operating flux density:(0.4).
D 	 : Weight per farad:(DK3 DK4' DK6/210, 1100, 721
VST	 . Transistor saturation voltage drop:(0.25V).
VBE	 . Transistor emitter-to-base voltage drop:(0.8V).
TSR	 . Transistor turn-on rise time:(0.15us).
-101-
T8l, s 'transistor turn-off fall tine: (O.2 vs).
VD : Diode conduction voltage drop:(0. M.
TND : Diode turn-on rise time:(0.03 oak
TPD
: Diode turn-off fall time:(0.05 us).
THE
: Diode turn-off recovery time:(0.03 vs).
KD : Heat sin% weight density-.(15.4 w/kg).
KS : Source weight density:(30.8 w/kg).
r
curr..nt
s
4	 1
3.2.3 Power Converter Performance Requirements.
The performance requirements specified below will be employed in the
next section to formulate design constraints.
E 	 Input voltage: (28V).
E0 	: Output voltage:(37.5V).
PO
	: Output power:(70W).
S	 : Frequency dependent source conducted interference:(O.lA).
This specification limits the maximum percentage of the
switching carrent being reflected back to the source en-
suring that the source is not significantly disturbed by
the switching action downstream. Referenced here is
mil - sta 461, whose characteristic curve is shown as
follows:
01	 1
zMz	 r req .
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outpt t ripple factor: (1X).
The output ripple facto r to defined as
output ripple factors 0%) .
_ peak-to-peak output ripple volta1* .
nominal do output voltage
PEI
	
Input-filter resonant peaking limit:(2).
The input filter peaking at its resonant frequency
should be limited in order not to degrade the stability
and the sudiosusceptibility of the converter.
3.2.4 Objective Function.
The objective function is defined as the total weight of the con-
verter,which is the sum of various component weights including:
(a) Core Weight: WI w D I (AlZl + A2Z2 + A 5
(where AZ - core volume)
(b) Winding Weight: WTW - 4FCDC (AC1Nl A 
+ AC2N2 A
+ ACSNS A )
(where 4FC 1 - mean length per turn of the winding)
(c) Capacitor Weight: WC ' DK3C3 + DK4C4 + DK6C6
(d) Source Weight: WS ' 
PO
POef fK
s
P
(where 
eff w input power)
(e) Heat Sink Weight: WH P
O(1 - eff)
e-- f K
PO
(where eff - PO - total loss)
Objective Function: F - WI + WTW + WC + WS + WH	 (3.2.1)
wI
3.2.5 Design Constraints.
In this study,the design effort is carried out using appropriate
r'=	 models which portray the physical characteristics of the boost power
-103-
..
converter. Some of the more significant characteristics arcs power loss
core window areao core flux density, and magnetic windi ng resistance.
Inclusion of these , ;haractsris acs results in a very complicated
set of nonlinear constraints. Mathematical restric .tionsfor these contraints
can be found in Appendix D.
(a) Loss Constraint= C(1) u 0
C(1) - PO(^ - 1) - PIF - PQ - PD - POP - PCAP 	 ( 3.2.2)
where PIF - input filter copper loss
PO
	2
off -E-- (R1 + R2)
PQ - Transistor saturation loss + Base
drive loss
+ transistor turn on switching loss
+ transistor turn off switching loss
- POVST(EO - Ei) + 0.1 POVBE ( E0 - Ei)
off EiEO	 off E1EO
TSRF	 PO	 E1 (E0 - Ei)
+ 6 ( E0 + VD + 2V ST) of f Ei	 2L5E0F
T F	 P	 E(E E)
+ SF (E +V + 2V )	 ^ + i 0 1 ^	 (3.2.3)6	 0 D	 ST eff Ei	 2L5EOF
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LIFO
offEIBsl
	 (3.2.7)
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PD - Diode conduction loss
+ Turn on loss
+ Turn off and recovery toss
POVD	EOTNDF	 PO	Ei(EO - Ei)
eftEO ♦ 12 
1; —if E
I + 2L5E0F
EO (TFD +3TRE)F	 PO	Ei(EO- Ei)
	
+	 12 [TF Ej	2L5EOF 	 (3.2.4)
pop • Output filter copper and care loss •
	
Po
	
2	 1 E12 (E0 - Ei)2
eff Ei + 12 L 5 2E0 2F2	
R5
80 Ei ( E0 - Ei) Z5 x 0.0022
	
+	 EONS	 '	 (3.2.5)
PCAP - Output filter capacitor ESR loss -
	
1 - 
1,1 jp0
 2	 Ei Ei ( E0 - EI)2
--EO EO R +6 EO 12 L 5 2 E 0 2 F 2
2
+	 p0 - p0	 R
	
liff E
	
E0	 6	 (3.2.6)
(b) Operating flux density constraint: C(5) - C(6) - C(9)= 0
This constraint ensures that the magnetic core will not
exceed its intended maximum operating flux density.
Notice that L. handle% both DC and ripple components.
C(3) - R2AC2 - 4PFC A N2
(3.2.14)
C(6) - N A- L 2 
P 0
	 (3.2.8)
2 2	 effEiBs2
C(9) - N5A5 B5
 r;—o-
fi; ♦ E2LEE FEi)	 (3,2.9)
s5	 1	 5 0
(c) Window area constraint : C(7) - C(8) - C(10) - 0
All the inductor windings must be accommodated within the physical
I	
confinement of the available core window area. All cores employ a
toroidal configuration with square cross section area.
	
0.5	 Z	 A 0.5i	 _C(7) M NRFW	
2n22	
M 0
	
(3.2.10)
W
	
H A 
0.5	
ZA 0.52 C2	 _ 2	 2C(8)	
nFW	 2n +	
0	 (3.2.11)
N A 0.5	 Z	 A 0.5
C(10)	 5F C5	 25 + 2	 0	 (3.2.12)
^	 W
(d) Parasitic resistance for Li, L2, L5:C(2)	 C(3)	 C(12) - 0
C(2) - R1AC1 - 4pFC A N1	 (3.2.13)	
1
C(12) - RSAC5 - 4pFC/A :) N5
	 (3.2.15)
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(e) Input filter_peakinR constraint-.C(4) a 0
This constraint is important in determining the audio-
susceptibility performance and the control loop stability.(161
01R 2C3
1+ L
1
C(4) - (PEI) 2 - 2	 2
C4 + R3 
L
2 3 1 - 4 - 243	 1	 C	 L C3	 1 3
(f) Output ripple constraint: C(11) - 0
Output ripple factor (in percentage) is expressed as
=
PO	
+ E
I (E0 - Ei )	 P0(EO- Ei)
VR [7f—fEj—EO
	 2L5E02F - R6 + 2E03C6F
(3.2.16)
(3.2.17)
PO
C 11	 VR - eff E i EO
E,(EO - Et)
+ 2L5E02F — R6 (3.2.18)
P0(EO - Ei)2E03C6F
(g) Frequency dependent source EMI constraint:C(13) > 0
This constraint limits the maximum percentage of the
4	 switching current being reflected back to the source.
The input filter must be designed to satisfy the following requirement:
Required attenuation at switching frequency
_
	
EMI requirement
Fundamental component of the switching current
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ILCIC
C(13) a	 S 
F2	 C3 
(2eF L1C3 )3 D
JA
VI—+ (200A)
-1
- 4 (2wF L1C3 ) 2^
3 V
where
-EO	 n(E Ei) 2
A	 2	 sin	 E
e L5F	 i
C30.5
D a R3 L1
(3.2.19)
(h) Additional inequality constraints: C(14), C(15), C(1_6).
C(17) > 0
These constraints are needed to confine some of the variables
in reasonable ranges in order to facilitate program
convergence.
(3.2.20)
(3.2.21)
(3.2.22)
(3.2.23)
C(14) - 0 . 91 - eff > 0
C(15) - RT - R1 - R2 > 0
C(16) - C4 - 1.0 x 10 6 >0
C(17) - C3 -
 
1.0 x 10 6 > 0
1
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3.3 INTRODUCTION TO NONLINEAR PROGRAMMING AND AUGMENTED LAGRANGIAN
(	 (ALAG) PENALTY FUNCTION METHOD
Most optimization problems arising from practical power converter
applications are sufficiently complicated to defy closed-form solutions.
To numerically realize an optimum design, one has to resort to nonlinear
programming algorithms which can provide fast convergence to an optimum
solution from a reasonable guess of the starting point. The non-
linear programming problem (NLP) of extremizing (maximizing or minimizing)
t
a function of n variables, while requiring other functions of the same variables
to satisfy either equality or inequality constraint relationships , is called
constrained NLP. The problem is to maximizing or minimizing a function of
n variables without regard to side conditions or constraints is called an
unconstrained NLP. While there exist numerous methods of nonlinear programming,
the effectivEness of each method depends greatly on the particular multidimen-
sioual problem to which the method is applied. The availabilty of numerous
efficient numerical methods for solving the unconstrained optimization problem
has motivat , , d the design of algorithms that transform a constrained problem
into a sequence cf unconstrained problems such that the successive solutions
of the unconstrained problems converge to a solution of the constrained problem.
These transformation methods implicitly incorporate all the constraints into
the objective function that is to be optimized. The algorithms based on the
transformation approach are conceptually simpler and easier to implement
than the algorithms that handle the constraints directly because
-` ^`- -'	 -use of extremizing an unconstrained problem com-
ined one.
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3.3.1 Nonlinear Programing Penalty Function Method.
The Penalty Function Technique employs the aforementioned transformation method
[11]. Let us define problem P1 as the original constrained NLP problem and P2
as the transformed unconstrained NLP problem.
P1: Minimize objective function f(x) subject to:
	
(3.3.1)	 -
1.) Inequaltiy constraints g i (x) > 0, 1 - 1,2,..., P.
2•) Equality constraints h j (x)	 0, j a 1 9 2,..., q.
P2: Minimize A(x, wm, g, h), m - 1 9 2, ...	 (3.3.2)
Where x - vector of n unknown variables.
A(x,wm) - new objective function formed by augmenting the
original objective function f(x) with weighted terms
(penalty terms) that depend on the constraints g and h.
w 	 - controlling weighting factor, an penalty term, a vector
of Lagrange Multipliers.
m	 - number of iterations.
The essence of transforming the constrained NPL into an unconstrained NLP
is that by gradually removing the effect of the constraints in the new objec-
tive function(by controlling the weighting factor wm) it is poanible to
b.
generate a sequence of unconstrained problems that have solutions converging
to the solution of the original constrained problem.
That is: lim A(x, w  g, h) - f(x ) - 0,
IW+so	 (3.3.3)
After initerations, the variable x approaches the optimum x*,
In effect, the influence of the constraints on the augmented objective
.unction is relaxed and, in the limit, removed, and the augmented objective
'unction A(x, wm , g, h) converges to the same optimum value f(x*) of the original
bjective function.
-)lA-
3.3.2 Sequentially Unconstrained Minimization Technique (SUMT),
SUMT was developed, validated, extended and refined by Placco and
McCormick (10,11). This method replaces the constrained problem P1 defined below
by a sequence of unconstrained minimization problems as defined in P2.
P1: Minimize f(x, y)
1.) gi(x,
2.) hj(x,
P2: Minimize P(x,rk)
subject to:	 (3.3.4)
Y. z) > 0, 1	 1, 2, ..., P
Y, z) • 0, j	 1. 2, .... q
• f - r  I Rn gi + rl	 hj2	 (3.3.5)
i•1	 k j•1
where P(x, r k ) is the penalized objective function, r  is a monotonically
decreasing sequence tending to zero, and x is an n-dimensional vector re-
presenting the design variables to be optimally selected. In the power
converter design optimization, the components of x are values of R, L. C,
and the design details for magnetics such as core cross-section area, mean
magnetic path length, wire size, number of turns on magnetic winding,etc.
y represents the vector of constants related to component characteristics
such -is winding and core densities, transistor and diode switching times,
the intended maximum operating flux density of given magnetics, etc.
z represents the vector of performance requirements to be met by
optimum design such as the maximum output ripple, EMI requirement, out-
put power, input filter peaking limit, etc. f(x,y) represents the
objective function(such as the total converter weight) to be minimized.
The basic idea of SUMT is to solve a sequence of unconstrained
problems like P2 whose solution approaches the solution of P1. Considerable
computational difficulties have been experienced with the SUMT algorithm.
The most serious handicaps are summarized below. The contours of P(x,rk)
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4correspond to increasingly steep sided valleys as the controlling parameter
decreases,and the Hessian of the function becomes progressively more ill-
conditioned as rk♦ 0 and the optimum solution x* is approached. As a
result, the search directions may become misleading. The rate of conver-
gence depends on the initial value of r 0 and the method of reducing rk.
Finally, most of the information about the topology of f(x,y) and P(x,r k) is
discarded from one stage to the next even if some type of extrapolation is
incorporated in the algorithm. The attempts to overcome these computational
difficulties have resulted in several modifications of SUMT. The ALAG
penalty function technique resulted from such efforts to improve the compu-
tational method. It has gained recognition as one of the most effective
methods for solving constrained optimization problems. The algorithm based
un this method converges at a superlinear rote; the computational
effort per iteration falls off rapidly; the initial starting point need
not be feasible;and the transformation function is defined for all values
of the parameters.
3.3.3 ALAG Penalty Function Technique.
The Augmented 'Lagrangian Penalty Function for Pl is obtained by
combining the Powell-Hestenes (12,13] penalty function and the Rockefellar
penalty function (14] as in P3 in the equation below.
P3: Minimize *(x,A,o)
q	 1	 2
where *(x,a,o) - f(x,y) -
	
(aihj - 2 aihJ]
1 P
	
_
	 2 
	
i
+ 2 i^l o f gi	 of - - ai	 (3.3.6)
E,
A i	 1iwhere g i - 0	 min((gi - v ), o], n i - ai e i .	 Vi
ms Pa ic E, e ic E , 01  E+	 Vi
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The Ole and ois are controlling parameters, whereas the SUMT algorithm
has only one controlling parameter rk. Tito parameter of is changed only
when the rate of convergence is not satisfactory and 8i is changed in
every iteration to enforce constraint satisfaction. The important
feature of this approach is that^l/oi, which corresponds to the controlling
parameter rk in SUMT, is not required to tend to zero for convergence
of the algorithm. In the penalty function * defined above, the term l i /o i
represents a penalizing threshold for the ith inequality constraint.
Increasing' c i to enforce faster convergence reduces the penalty threshold'
level and leads to closer constraint satisfaction. whorl the inequality
constraint gi > 0, then l i (or Ail is relaxed to zero; otherwise, it is
changed to make the corresponding constraint active at the current solution x.
3.3.4 Comparison Between SUMT and ALAG
The SUMT package was utilized in the initial phase of this design
optimization. Considerable effort was spent in computer coding and im-
plementation of the SUMT package. Although optimum solutions
were reached,the results were less satisfactory and were sensitive to
initial guesses. Therefore another software package, ALAG, requiring only
slight modification of the original SUMP Code, was adopted to explore an
alternative means of design optimization. The trials on the ALAG algorithm
ware quite successful. The two algorithms are compared briefly below 115).
(1) Since SUMT requires first and second ardar derivatives for the
constraints and the objective function, many hours of data praparation
are needed. The ALAG algorithm needs only the first derivatives.
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(2) The initial starting point in SUMP should be strictly feasible
	
with respect to the inequality constraints in order to get proper conver-
	 14
genee. The ALAG algorithm does not require the starting point to be feasible.
(3) SUMT requires about ten times more computer storage and CPU
time than the ALAG algorithm.
(4) ALAG converges much more readily than SUMP.
(5) Computational comparisons between SUMT and ALAG were obtained
using Buck converter an an example [151. The comparisons are shown in Table 3.3-I.
Table 3.3-I COMPARISONS BETWEEN SUMT AND ALAG
USING BUCK CONVERTER DESIGN OPTIMIZATION PROGRAM
SUMT	 ALAG
COMPILING TIME (USER PROGRAM
(SECOND) 4.61	 ONLY) 6.54 ENTIRE PROGRAM
EXECUTION TIME 197 6.34
TOTAI. TIME 201 + ? 13
INPUT CARDS 2719 1299
KILOBYTE SECONDS 165216 10652
TOTAL RUN CHARGES $16.65 $4.29
Since the ALAG was found generally superior to SUMT in- several
spects, it was adopted to implement the computer-aided design
ptimization for the remainder of the study.
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3.4 IMPLEMENTATION OF COMPUTER CODE AND USER'S GUIDE
The nonlinear programming package ALAG is designed with the user
convenience in mind. There is one main program and nine subroutines in
the whole package. A list of computer program, is given in the Appendix F.
The nine subroutines are:
ALAGA
ALAGZ
QNTA
MUDA
MUDB
MUDE
BQMA
BQMB
ALAGB 4 User's supplied
subroutine
All subroutines except ALAGB are supplied in the ALAG package.
The user also needs to supply the main program including the objective
function, constraints and their derivatives. The flow-chart of general
optimization sequence using a multiplier algorithm is shown in Figure
3.4.1.
3.4.1 User Supplied Main Program and Parameters
The main program basically supplies the controlling parameters,
the input data (puch as design constants, performance requirement, initial
starting point), variable and constraint scaling factors, and the out"
put information with print-out format. Detailed descriptions of the
main program and the subroutine ALAGB are given in this chapter and
Appendix E. Both of these programs may serve as a limited user's
application guideline.
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( Start
Initialize algorithm
	k 0	 j	
Find xk+1:
Calculate search	
1+1	 k	 k	 idirection _r	 La(O ) a min La(x + pr )
k=k+1 Calculate searc^i point
	
? N	 [stotus at X 
+
XCovinivergence or	 Output search point
Stopp ing conditions	 status (sublect to
	
satisfied	 satisfying conditions)
TY	 ?
	
Output	
<Pdating
ions fo
	
termination	 Yil pliers
status	 ty weight
sfied
Stop
[
Update mu t p ers
land penalty
 weights
Figure 3.4,1 General Minimization Sequence Using
 0
Multi p lier Algorithm
The user supplied controlling parameters are explained in the
followings
Gontrollina Parameters
N	 : An integer set to the number of variables, N a 2s
M	 : An interger set to the total number of constraints, M i 1.
K	 : An integer set to the total number of equality constraints.
EPS
	
	 A real array of N elements used in variable convergence criterion.
EPS M should be set such that EPS(I)AM - AFMIN. where X M
In a real array of N elements in which the initial estimate
of the solution is set.
AKMIN
	
	
A real number in which the relative error tolerance required in
the constraint residuals must be set.
MAXFN
	
	
An integer in which the maximum number of calls of ALAGE (users'
supplied subroutine) on any unconstrained minimization must be set.
IPR1	 An integer controlling the frequency of printing for ALAGA
subroutina, IPR1 is usually set to 1 for printing, if 1PRl - 0,
then no printing.
IPR2
	 : IPR2 - MAXFN + IPR1, an integer controlling the frequency of
printing from QNTA, the minimization routine.
IW	 : An integer giving the amount of storage available in COMMON
statement.
MODE	 : An integer controlling the mode of operation of ALAGA. A normal
setting is that MODE - 1.
DFN	 : DFN is set to zero.
The important controlling parameters the user needs to change for
different programs are N, M, K, EPS, AKMIN, MAXFN.
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3.4.2 User "oupplied Subroutine ALAGS.
ALAGS is the only user supplied subroutine. This subroutine gives
the information about constraint equations and their first order deri-
vati,res. Tits following steps are used to prepare the computer code
for this subroutines
Step 1
Define array variables x(1) to x(N), were N is to the number of the design
unknowns.
Step 2
Manipulate the constraint equations such that they are simplified as much
as possible.
Step 3
Examine the constraints obtained in Stop 2, and assign a name to
c -ion constant terms in order to further simplify the constraint
equations. Step 2 and 3 will save computer data preparation time.
Step 4
Now transform all the constraint equations in terms of the array vrriables
X(1) to X(N) and the constant name created in Step 3. The computer pro-
grad layout is such that the inequality constraints come after the equality
constraints. The constraints are designated from C(1) to C(M), where N
is the total number of equality and inequality constraints.
Step S
Take fist derivatives of the objective function and the constraints with
respect to their corresponding variables. For example, assume constraint
L(i) contains one variable X(j), then the derivative will be designated as
GC(j,i). For the objective function, the derivative will be designated
as G(j), where 1 is one of the variables contained in the objective function.
*_
a
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I3
T
E
Stop 6
The computer code for the subtoutins ALAGS will have the following layouts
COMMON STATEMENT
EQUATE Xi • X(i) (This enables the users to use Xi instead
of XM)
OBJECTIVE FUNCTION F
CONSTRAINT EQUATION C(i)
DERIVATIVES OF OBJECTIVE FUNCTION G(j)
DERIVATIVES OF ALL THE CONSTRAINTS GC(j*i)
RETURN
END
The user is referred to Appendix B for more progrpmming details.
Example
Consider the EMI eonstral^t:
-1
C(13) -	 S	 - (L2C4 )(20 L^)3 D - 3(2AF^)2
 13	 31 ♦
F20OO^
	E O
	n(E
where A	 Sin	 0- E
i )
	
n 2L5F	 E 
C3
0.5
D R3 L1
Step 1: Assign variable name:
X7^ L19 . C3
X10" C4
X15- R3
X7
PEI L2
X20 L5
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Step 2: Manipulate the equation:
C(13) - = - 	 1	 _	 1
(TO	
EO	 r(EO Ei )	 2 2 	 2eFL11+0
	
^r2L FSin
	 i4^F 
CkL l RE ' R3 1
 S
St, op_3: Assign constant name:
let XM26 -	 S	 3
 2 E0	 n(E^ Ei)
/ ' +
(TO-OF-0
^
2FSinE 
l
XM27 - 4n2F2
XM28 - 2nF
PEI
Step 4: Constraint equation:
Now C (13) becomes
X
- 1 + (XM26)(XM27)X7X10X20 (XM28 
X7 - 
1) > 0.
15
Step 5: Take first derivatives
GC(7,13) - 4.0(XM26)(XM27)(XM28) x7x10x20
x15
-(XM26)(XM27)X10x20
X
GC (10,13) - (XM26) (xM2 7) X 7x20 (XM28 x 7 - 1)
15
x
GC(15,13) - -OW 	
7X x1020
x15
X
GC(20,13) - (XM26)(XM27)X 7X10 (XM28 X7 - 1)
15
STEP 6: - Set up computer code for subroutine •ALAGB..
E
I.
4
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3.4.3 Initial Starting Point and Scaling Technique
3.4.3,1 Selection of initial starting point
't'
	 a complicated nonlinear optimization problem with 20 or
more variables, proper selection of than initial starting point plays
an important role in the speed of convergence and accuracy of the
•	 solution. As a gener"l guideline, the initial starting point should
be selected such that the value of each equality constraint is as
6
	
	 small as possible. This point must also satisfy the inequality
constraints in order to stay in the feasible region. A properly
selected initial starting point will speed up the rate of convergence.
The time and effort spent to choose a good initial point prior to
running the program is well worth the result. For a practical
problem, choice of a good initial starting point can usually lie
based on the designer's past experience, or on some simplified
design guidelines and equationii.
3.4.3.2 Variable scaling technique and convey ence
In a switching power converter design, the values of the design
variables are scattered over a wide i ,ange. The capacitance may be
in the order of 10-4 , for example, and the switching frequency in the
order of 105 . This wide scattering of values is one of the primary
causes of convergence difficulty. Therefore,a variable scaling technique
is provided in the computer program to scale all the variables between
values of 1 and 10. For example: if xl W 0.5x1.0-6
 and x2 - 0.8x103,
then one can use VSCAL (1) - 10-7 , VSCAL (2) - 102 , so tnat:
lVSCAL (1)	 S.0 VSCAL (l)	 S'0'
where VSCAL (1), VSCAL (2) are scale factors for the respective variables.
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For r3asonably acceptable accuracy, the tolerance for variable
convergence (EPS) is set around EPS - 10 6 to 10-7 . For the program
'
	
	
to exist from the iterative computation through the variable
convergence criterion, it must satisfy the following requirement:
max I
(k)	 (k•-1)x i
	 - xi	 11 EPS
This requirement states that the largest difference between two values
of any variable from consecutive iterations must be less than the tolerance
required. It should also be mentioned that the program can exist via a 	 A
constraint convergence criterion.
3.4.3.3 Constraint scaling techniquea and convergence
It is very unlikely that the initial starting point can satisfy
all the constraints to the extent that each equality constraint
residual is smaller than the constraint tolerance and each inequality
constraint is also satisfied. If the starting poing did satisify all
the constraints, then, of course, the problem would already be solved.
In reality, the constraint values based as the initial guess can
vary over a wide range. Since conditions where certain constraint values
may be so large that the effects of other constraints are obscured
should be avoided, it is desirable to scale each constraint by such
a factor that the effect of violating any given constraint is of the
same order of magnitude as the effect of violating any other
	 •
constraint. Unfortunately there are no universal guidelines for
selecting the constraint scaling paremerters. It has been
observed that faster convergence can be achieved by the proper
selection of these parameters; however., improper use of
constraint scaling can cause divergence problems. Experience shows
-122-
that by scaling the constraint values in a range between 10 2 and 10 2,
and setting the constraint tolerance around,10 -3 , the program can achieve
a faster rate of convergence.
For an acceptable accuracy, the constraint tolerance AKMIN is set
k
around 10-3 to 10 4 using the scaling technique. Whenever the maximum
t
scaled constraint violation AKK (k) is less than AKMIN, program
convergence is reached. This stopping criteria can be put in a more
concise way in the following.
CI (k)	 : Constraint value for ith constraint in iteration k
SCI
	: Scale factor for the ith constraint
WWi k) . Scaled constraint violation for ith constraint in iteration k
C'(k)
^re	
That is	 WWi (k) 	 SC i
AKK^ k)
	Largest scaled constraint violation in iteration k, that is,
AKK (k)
 . MAX (WW (k)
i
Whenever AKK (k) < AKMIN, the convergence is reached and computation
is terminated.
The program sometimes can also be run without using the constraint
scaling technique. Experience shows, however, that by using the con-
straint scaling technique the program can be brought under better control.
3.4.4 Stopping Criteria for Computation
For normal exit, there are constraint convergence criterion and variable con-
vergence criterion as mentioned in the previous subsections. In most
cases, constraint convergence is deemed more desirable. The accuracy of
the result however depends on how to choose the constraint tolerance and
variable tolerance. In some circumstances, the solution via variable
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convergence criterion is sufficiently accurate to be acceptable. Infinite
n_
looping and abnormal exit are also possible as shown in the flowchart
in Fig. 3.4.2.
Discussion of flowchart
EXIT 1
This exit means the objective function has been evaluated a number
of times equal to the user ' s supplied paramteter MAXFN. The solutions
from this exit are in most cases not accurate. The user may increase
I	
MAXFN to get proper convergence and more accurate solutions.
EXIT 2
This exit means the largest scaled constraint violation is less than
the constraint tolerance. The solution from this exit is deemed most
desirable.
EXIT 3
The exit means the largest difference of variables between consecutive
iteration is less than the variable tolerance. Depending on the exit
condition, the solution from this exit is often acceptable.
LOOP 4
In this red tape loop, the program is never converged. The user
must set execution time limit or printing page limit in case endless
loop occurs.
3.4.5 Checklist for Computer Printout.
The following checklist is provided for the user to assure the final
solution is accurate and acceptably.
(1) Check if the solution C is in the feasible region, that is, if the
inequality constraint residuals are all greater than zero.
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. _^.^, ^^.,can..^4:,L_^_•__'"^':'``^'.:"^__ 	 _. ^._^ ... y_..a^^.
k ,	 (2) Check the accuracy of the solution obtained. That is:
check if largest scaled constraint violation is less than AKKIN.
(3) Check if MAXFN IB REACHED, if the exit is normal or abnormal.
(4) Check if the solution X is reasonable using common sense and
previous experience.
If the solution obtained is not accurate enough then one can follow
the flowchart as shown in Fig. 3.4.3, by changing the starting point (using
'	 the final result of the previous run) or readjusting the scaling factors
and rerun the program.
.e 6
A
V
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J
MAIN
r
SUBROUTI
ALAGA
YES
	
PRINT MSG
FN	
ABNORMAL EXIT
HED
N
^	 YESPRINT ^4SG
O	 S^^PPRN^NT	 BEST SOLUTION
ATISFIETi	 O
NO
0
ARIABLE
	
YES	 PRINT MSGSTOPPING	 REQUIREDSATISFIEDO
	 OBTAINED NOT
NO
where
MAIN = mein program
ALAGA = subroutine that mana ges the stopp ing algorithm
Fi gure 3.4,2 Flowchart of Com putation Stopp ing Algorithm
r.
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CHECK MAIN
AND ALAGB
STARTING POINT
11, VARIABLE
4	 SCALING
CONSTRAINT
SCALING
SET TIME AND
PAGE LIMIT
INTERPRET
RESULT
I
RESULT
X
NO
	
STARTING
RD I NT
INCREASE
MAXFN
NO
MAXFN
INCRFJ^SEIY	 YES
YES
NO	 MAXFN	 NO
REACHED
YES
STOP
Fi gure 3,4,3 Flowchart of 4ffective Prog rammin g Approach
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3.5 OPTIMIZATION RESULTS OF BOOST CONVERTER
The transistor switching frequency is a critical parameter in the
minimum weight design of switching power converter. In the course of
optimization the frequency is held constant for a computer run and a
sufficient number of runs are collected carrying the frequency over a certain
' S	 ra distinctrange of interest. Several istin t 
	 can be obtained in this
approach:
(1) By treating the frequency as a constant in each computer run,the
nonlinear optimization problem is simpler and reaches convergence easily.
(2) Important design insights can be obtained when the weight and
loss are plotted against frequency. Instead of identifying a single
optimum switching frequency and a minimum weight design as in our earlier
optimization attempt (81, the curve presented here provides a range
of frequencies in which the system weight is minimized in all practical
sense. The curve will also provide information regarding sensitivity of
the converter weight as a function of the switching frequency.
(3) The rrade-offs between weight and loss as a function of switching
frequency can be evaluated readily. This information can be used as a design
guideline for the weight/efficiency optimization.
By treating the switching frequency as a constant in the optimization
process, a set of design data as a function of switching frequency is obtained
by varying the frequency between 20KHz to 120KHz in a l0KHz step. The design
	
1
parameters specified in Section 3.2 are employed to make these computer runs.
Detailed design results including the detailed loss and weight breakdowns of
us components are collected and tabulated in Table 3.5-I. The mini'aA-
t converter design data including the details of magnetic design
ach chosen frequency are shown in each column. This helps in the
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v t.
A
I	 20K	 309	 4"	 $OK	 609	 10K	 SOK	 90K	 100E	 1109	 120K
Al 0."9140 S 0.435140 5 0.436140 S 0.354210's 0.459x10 S 0.219140'3 0.229x103
 0.236140'3 0.208140 S 0.17S140'S 0.174810S
81	 94.291	 19.345	 79.096	 69.350	 21.641	 26.901	 27.109	 19.767	 22.530	 22.195	 22.171
AC1 0.3114810-6
 0.322x10 0.319x10{ 0.24)x10 0.119x10-6 0.456x10 7 0.763x10 7 0.604x10 7 0.634110 1 0.136x10' 1 0.55514A-1
21 0.403x10'1 0.369x101 0. wiao' 1 0.269110" 1 0.169310 1 0.131x101 0.129x10 1 0.111x10' 1 0.112x-60 1 0.105140' 1 0.104x101
u 0.697x10 1 0.616x10 1 0.618x10 1 0.106x10 1 0.645x10' 1 0.60Cxi0' l 0.646x10 1 0.659x10 1 0.673410 1 0.is*40 1 0.710x10'1
61 0."1140'4 0.521x10'4 0.523x104 0.376x10'4 0.1"x104 O.11Jao4 0.931X10'5 0.613140'3 0.672x10 S 0.$64x10'5 0.562x10'3
A2 0.306x10' 0.230140' 0.241x10' 0.186810' 0.106x10' 0.247x10' 0.203x10' 0.133210' s
 0.127x105 0.103140'3 0.102x10'
NI	 48.262	 "."1	 46.648	 44.602	 4.286	 10.119	 10.214	 11.364	 32.280	 12.934	 12.945
AC2 0.369140 -6 0.3!1x10-6 0.369140-6 0.278140-6 0.135x10-6 0.102xN-6 0.952140 1 0.726x10' 1 0.109410 1 0.642X10 1 0.642140'1
22 0.291140' 1 0.276140'1 0.215x10 1 0.240x10 1 0.130x10'1 0.106140'1 0.100140 1 0.678x10'2 4.678x10'2 0.829140'2 0.829x10'2
92 0.300x10' 1 0.274401 0.21440'1 0.2861401 0.111140 10.204140'10.200x1010.243x10'10.236x1010.267140'10.267140'1
L2 0.222210'4 0.176110`4 0.174140-4 0.12$140 4 0.631x10 $ 0.375140 5 0.310x10 5 0.224x10 5 0.224810's 0.188210'1 0.187S10S
AS 0.178x10 0.127910--4 0.104140 0.902x10 0.886140 -3 0.663x10' 0.392x10 0.433210 0.440x10 ' 0.311x10 0.318x10
MS	 34.332	 37.377	 34.494	 35.714	 33.111	 43.260	 43.681	 74.055	 70.519
	
76.611	 76.134
AC5 0.39640-6 0.329x10 0.29340 ,6 0.259910-6 0.1019106 0.912x10 '7 0.616x10'] 0.396910 1 0.347910 7 0.291x10 7 0.281140'1
2S 0.340x10 1 0.309x10-1 0.282x10 1 0.265910' 1 0.199x10-1 0.194140 1 0.183x10' 1 0.161x10' 1 0.134x10' 1 0.141X10' 1
 0.139x10 1
S3 0.477x10 1 0.331x10 1 0.504x10 -1 0.341x10' 1 0.1353	 0.1646	 0.1786	 0.310	 0.349	 0.626	 0.626
L5 0.235110 4 0.273x10 " 0.229x10 4 0.220x10-6 0.245x10 4 0.246x10'4 0.239910 4 0.320x10 4 0.117%10'4 0.2441404
 0.239140'4
0 0.133x10 -4 0.322140 0.31Sx10 3 0.201XIO 0.200x10 0.200x10 0.200K10 - 0.20OK10- 0.199x10-5 0.205140-S
 0.200x10'
Ili 0.163140-1 0.162x10 1 0.162x10 1 0.162140 1 0.324x10 2 0.524s10- 2 O.S2440 2 0.5743L10 2 0.523910 2 0.523910 2 0.52240 2
C4 0.63SX10 ,5 0.161x10 5 0.15940 5 0.1014,0 S 0.100X1P ,5 0.100x10 5 0.100x10 -5 0.100x10' 5
 0.996210'6 0.103140 S 0.100x10 S
C6 0.10940' 3 0.768X10 4 0.67540-4 0.595x104
 0.31140 4 0.460R10-4 0.442x10 4 0.390x10-4
 0.376X10 4 0.389x10'4 0.3741404
L 0.9397	 0. 9465	 0.9467	 0.9462	 0.9389	 0.9355
	
0.9316	 0.A991	 Q_A926	 n_xx2+	 n_u u
Pp 0.3883	 0.4427	 0.3106	 0.5729	 0.6319	 0.6943
	
0.7581
	 0.3362	 0.9056	 0.9916	 1.0370
►D 1.7652	 1.7723	 1.1776	 1.7904	 1.8243	 1.8457	 1.86:2	 1.9635	 1.9915	 2.020
	 2.0354
►CAP 1.30X10 1 0.175x10 -1 0.19SK10,1 0.226x10 1 0.27740' 1 0.310x10 -1 0.33340 1
 0.479140 -1
 0.318140 1 0.338x10' 1
 0.536x10'1
FAG 2. 32 32	 1.7262
	
1.6362	 1.5969	 2.0640	 2.2546	 2.3244	 5.009	 5.4482	 6.2944	 6.2469
K 4.4925	 3.9569
	
3.9442	 3.9829	 4.5489	 4.8239
	
4.9780
	 7.8565	 8.19711	 9.3AOn	 9.3050
W5 2.4186	 2.4013	 2.4007	 2.4020	 2.4204	 2.4294	 2.4343	 2.5278	 2.3454	 2.5766	 7.3778
WN 0.2917	 0.2571
	 0.2361	 0.25"	 0.2934	 0.3133	 0.3232	 O.S101	 0.545)
	 0.6078	 0.6101
W1 0.691x10' 1
 0.47940 2 0.40940 2 0.302140 2 0.24940' 2
 0.145140 2 0.124402 0.863x10 3 0.79940 3
 0.373140 3 0.154x10 3
W 0.113x10 1 0.834x10'2 0.73740 2 0.318x10 2 0.136 40' 2 0.108910 2 0.925 40-3 0.60)e10-3
 0.354x10 3 0.441X10 3 0.434140 3
WC 0.17940 1 0.798x10 2 0.730x10 2 0.38140 2
 0.319%102 0.459x10'2 0.470x10 2
 0.432x10 2 0.422x10 2 0.436X10 2 0.424x10'2
WAG 0.182 x10 1 0.11140 1 0.11740-1 0.8;,140' 2 0.305%10 ,2
 0.236910 2
 0.217x10 2
 0.14540-2
 MIMIC  0.102X10' 2
 0.98140 3
WT 2.7465
	 2.6794	 2.6759
	
2.6147	 2.7249	 2.7502	 2.7644	 3.0437	 3.0962	 3.1895	 3.1930
Table 3.5-I Boost Converter Optimization Results
r
4
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assessment of the optimum component design as a function of switchi,
frequency. The designations utilised in the loss and weight breakd
are shown below.
PQ
	
Total power dissipation in the transistor
PD
	
Power dissipation in the diode
PCAP
	
Power dissipation in the output filter capacitor
PHAG • Total magnetic loss (core loss + winding loss)
PT
	
Total loss
WS
	
Source weight
WH
	
Packaging Weight
WI
	
Magnetic core weight
WC
	
Capacitor weight
WW
	
Winding (copper conductor) weight
WMAG
	
WW + W1
WT
	
Total weight
In order to gain more design insights, the total-weight/total-loss
and the component weights/loss breakdowns are plotted against the switching
frequency in Fig. 3.5.1 and Fig. 3.5.2, respectively. Summarized in the
following are several important observations from the table and curves.
(1) The curve of total weight versus frequency exhibits U-shape
characteristics. The converter weight is heavier at both low
frequency end and high frequency end.
(2) The total weight of the converter reaches its minimum value in
the frequency range from 30KHz to 50K11z.
(3) The U-shape curve is also observed by plotting the total loss
characteristics against frequency. The rapid decrease of the
F
total loss at lower switching frequencies is caused by the
redaction of winding losses of the magnetics, meanwhile the increasing
total loss at higher frequencies is caused by the higher switching
-130-
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losses and much rapidly increasing magnetic losses. As a result of the
increase of total loss at high frequenci.at. the source weight and packaging
weight also increase rapidly. The weight reduction due to the decreasing
magnetic component weight as frequency increases is less pronounced than
the increase of packaging and source weight. Therefore a U-shape curve
w
of total weight vs. frequency is formed. The U-shaped curve implies that
there exists an optimal switching frequency.
r,
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3.6 DESIGN OPTIMIZATION OF BUCK-BOOST CONVERTER
The Buck-Boost switching power converter is chosen as a second example.
The same procedure used for the design of Boost converter is now applied
to Buck-Boost. The circuit schematic and problem formulation are stated
in the following. The input-output relationship and derivations of the
constraints are given in Appendix F. The results of design optimization
are demonstrated in Section 3.7.
3.6.1 Circuit Schematic, Design Variables, and Waveforms
The circuit parameters and design unknowns are shown in Fig. 3.6.1.
There are 24 unknown variables including the details of magnetic design.
This circuit contains a two-stage input-filter, a two-winding energy
storage inductor, a power transistor, a diode and an output filter. When
the transistor is turned on, the energy from the source is stored in the
two-winding energy storage inductor; the output filter capacitor C5
supplies power to the load. When the transistor is switched off, the energy
previously stc t, d in the inductor is dumped out to the load where it also
replenishes the output-filter-capacitor energy.
The operating waveforms are shown in Fig. 3.6.2. These waveforms are
used in derivations of design constraints such as the output ripple factor,
and EMI constraint, etc. The notations marked on the waveform are defined
as follows:
2d - peak-peak ripple current through transistor Q
Ii Ton - average input current from source Ei
I0	- output LAC current
n	 - primary-to-secondary turns ratio of energy storage inductor,
(- 1 in the design example presented in Section 3.7).
IA
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R I	 LI	 R2	 L2 D
I) Ne	 R5	 R^
. y	 Eo
Q	 tC5
E;
Iin
Design Unknowns:_	 24 variables
R1 , R2 ^ Rp :	 DC winding resistance of inductor and
t ransforraer
R3 Input
	 'filter	 resistor
L1 , L2 :	 Input	 filter	 inductor
LP Primary inductance of two winding
Inductor
C3, L,4 1 C5 Filter capacitor
A1 , A2 , Ap Cross section area of inductor or
transformer
Z1 , Z2 , Zp :	 Mean magnetic path length
N1 , N2 , NP Number of turns of the winding
AC1 , AC2 , ACp : Winding area per turn
F Switching frequency
eff ^veral 1 effic iency
FIGURE 3.6,1 Circuit Schematic and Desicin Variables of
Buck-Boost Converter
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0
0
R I	 L i 	R2 L2
•
Ei	 RL
Eo
-1.is 	 0	 Ton	 0
i i A—I
io , iP
0
1	 Ii
iD
	
n
i S 2 iD J	 L—J	 u	 L---j	 0
FIGURE 3,6,2 Operating Waveforms of Buck-Boost Converter
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3.6.2 Objective Function and Constraints
The notations used previously for the Boost converter are adopted here
for Buck-Boost.
3.6.2.1 Objective function: total weight
Core Weight WI - D I (A1 Z1 + A2 Z2 + ApZp)
'	 where AZ - Core volume
Winding weight WTW - 4F CDC (AC1N1 A + AC2N2VT
+ 2ACpNp p)
where 4FCAI
 - mean length per turn of the winding
Capacitor weight - uK3C3 + D
K4 C4 + DK5C5
Source weight - WS
	 effOK , where eff =i nput power
s
PO (1-eff)
Heat sink weight WH - eff -li
P
where eff PO ` total power loss
Objective function - WI + WTW + WC + WS + W11
	 (3.6.1)
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(3.6.3)
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3.6.2.2 ConstrainLe
Lose constraint %:(1) - 0
C(1) - PO (eff - 1) - PIF - PQ - PD - POF
whe re
PIF - Input filter copper loss
PO
^2
eff E I	 (
R1 + R2)
PQ - Transistor saturation loss + Base drivo loss
+ transistor turn on loss + transistor turn off loss
P0vST	 0.1 P0yBE
eff E 1 + eff E 
+ 1 SR  EO + V D
 + E + 2VP0 E
0 + nEI
6	 n	 I	 ST eff E I	 E 
E 
I 
E 0
2I.p (E0 + nEI)F
+ TSF'
	 E0
 + VU + E + 2V
	
PO	 E0
 + nEI
6	 n	 I	 ST eff E 	
E 
E 
I 
E 0
+ 2Lp (E0 + nE I )F
I
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PD - Diode conduction loss + Turn on loss
+ Turn off loss
. POVD + (nEI + E0) P0 (E0 + nEI) +	 E1ED
off Ea	 12	 off nE IED	2nLp E0 + nE1
(nEI + E0 )(TSD + 3TRE)F P0 (E0 + nEI)
^l
12	 eff nEIE0
E I E 0
2nLp(EO + nEI)F
POF Two-winding inductor T copper and core losses
E 	
P0(EO + nE I ) 2	 EI2E02
(E0 + nE I )	 eff E I E 0	 + 120( E0 
+ nEI)2F2 Rp
nEI	EI2E02
+ E0 + nE
I12n2Lp2 ( E0 + nEI)2F2
and
+( E0
 + nEI ) 2P02 n2R
eff 2n2E12E02 	 p
+ (E +1 0 )N ($0 Zp )^(0.0022)0	 I p
(3.6.4)
(3.6.5)
9
PCAP Output filter capacitor ESR loss
E0	 PO 2	 nEI	 —	
EI2E0`
EO + nEI E0 R5 + E0 + 
nEl 12n	 (EO + nE I )2L 22F2
— 
p
+ (E0 + nEI ) P0 - PO RS
nEIE0eff	 EO
(3.6.6)
Parasitic resistance for Ll , L2 , T. C(2) - CO)
C(12) - 0
C(2) - R1AC1 - 4PFCNlvl1
C(3) - R2AC2 - 4PFCN?A2
C(12) - RPACP - 4PFCNP P
Input filter peaking constraint C(4) - 0
2
1 + R3 C3
L
C(4) - (PEI) 2 -	 1
C4 2
	
R32 C3	
C4 L2 C4 2
C3
	Ll	 C3 Ll C3
Operating flux density constraint C(5) - Cj6) - C(9) - 0
Ll PO
CM N1A1 eff EIBSl
-	 i'2P0C(F)
	 N2A2	 eff EIBS2
Ll P0 (E0 + nEI )	 E I E 0
e 9	 NPAP - BSp eff E 
I 
E 0	 + 2Lp(E0 + nEI)F
I
(3.6.7)
(3.6.8)
(3.6.9)
(3.6.10)
(3.6.11)
(3.6.12)
(3.6.13)
r
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Window area constraint C(7) - C(8) - C(10) - 0
N1AC1 0.5 Z 1
	A
C(7)'
	
_
 FW
+
2^r	 2	 (3.6.14)
0.5
2A C.2 Z 2	 2C(8) m
	
_
F 
+	
(3.6.15)2n	 2
2N A
	 10.5C(10) . 	-- F -C-p Z	 AT- 2,^ + --	 (3.6.16)
W
Output ripple factor constraint C(11) - 0
P0 (E0 + nE I )	 E 	 R
C(11) ' v  - eff E E 2n + 2Lp ( E0 + nE I)nF 5
I 0
PO
2E0 (E0 + nEI ) C5F	 (3.6.17)
Freauencv dependent source EMI constraint C(13) >0
L C
C(13) -- S	 1 _	 2 4 (2nF I^3 1
1+ F 2 A2- rC3	 1 3 D
2000,
-1
- I^- [2 ,ffF L
	
2	 (3.6.18)
3
where	 2P0 (E0 + nE I )	 nE0
A neff E I E 0	 sin E0 + nE.I
-141-
1rE0
EIEO
	
	
nE0
	
sin go + nEi
B ;Lp(E0
 + nE1)F cos EO  +nE1 —wE 0
EO
 + nE1
C 0.5
II
D	 R3 L3
I	 1
Other inequality constraint C(14). C(15), C(16), C(17) > 0
C(14) - 0.97 - eff
	
> 0 (3.6.19)
C(15) -R1,-R1 -R2 >0 (3.6.20)
C(16) - C3 - 1.0 x 10-6 > 0 (3.6.21)
C(17) - C4 - 1.0 x 10-6	> 0 (3.6.22)
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3.7: OPTIMIZATION RESULTS OF BUCK
-BOOST CONVERTER
By treating the switching frequency as a constant in each optimize-
tion run, a set of converter parameter data is obtained.
This set of parameter data represents the optimum converter design
for the specified switching frequency. A sufficient number of runs
are executed by varing the crequency between 20 KHz to 1.20 KHz in a
10 kHz step. Detailed optimization results, following the afore-
described design process are collected and tabulated in Table 3.7-I.
0
To facilitate comparison of optimal converter designs between the
boost converter and the buck /boost converter, the same input-output
requirements, design constants, and converter performance specifi-
cations are used. (Reference to Section 3.2 for detailed information,)
The turn-ratio n - N P /NS = 1. The designations employed in Table 3.7.1
are the same as those in Table 3.5-I. To provide more design insights,
the weight and loss breakdowns are plotted against the switching
frequency in Fig. 3.7.1 and Fig. 3.7.2, respectively.
The difference between converter optimization results for the boost
converter and buck /boost converters are summarized as follows:
(1) The Buck-Boost converter is heavier than the Boost converter.
In order to have the mininum weight design the Buck
-Boost conver-
ter has to operate at a higher frequency than Boost power converter.
41	(2) Switching losses of semiconductor devices are higher for the
Buck-Boost converter. This is logical since the switching current
amplitude is considerable higher than that of the boost converter
1.	 for the same input and output voltage and.the same power level.
^'	 S
t	 (3) The magnetic component for the buck/boost converter are generally
^.	 larger in size and heavier in weight.
fi
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(4) The magnetic losses(PHAG a core loss + winding loss) for the
buck/boost converter are dominated by the winding loss in low
frequencies. The PHAG loss characteristic falls rapidly ..s the
switching frequency increases. The high magnetic losses in low
frequencies cause severe weight penalty. It is clearly demonstrated
in Fig. 3.7.1 and 3.7.2 that in order to minimize the converter weight/
loss, it is desirable to operate the converter frequency about
80KHz • 100KHz. For the minimum weight/loss boost, converter design,
however, the optimal frequency rest about 40KHz - 60KHz.
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 0.519x10 4 0.453x10 4 0.3091111-4 0.436104
 0,353x10 4 0.128x10 4 0 11Sx104
 0.774x105
N1 1.128	 1.106	 1.136	 1.166	 1.173
	 1,228	 1.129	 1.330	 1 408	 0.974	 0.931
C4 0.1bJx10 4 0.112x10 4 0,119840 5
 0.760x10' 5
 0,672x10 5
 0.563K10 S 0.836c10 5
 0,788X10 5 0.7201110'5 0.605x10 5
 0.399x105
IA 0.148x10-3
 0.12Ix10_ J
 0.107x10 3 0.985X10 4 0 907x10 4 0.892x10 4 0.112x10 3 0,101x10 3 0.8"1x10 4 0.861IM10 4 0.819010 6
I.	 0,8208	 0,8238
	 0.8271
	 016295	 0,8319
	 0.0567	 0.8751
	 0.8761
	 0.8783
	 0,8751
	 0.8691
111) 1.4679
	 1	 1+h6
	 1.9036	 2 1187	 213252	 2.4924	 2.8014	 2,9771	 3,1171	 3.344)
	 3.5515
I'll 2.0944	 2.1174	 2.1389	 2.1650	 2 1994	 2.1445	 1.9662	 2.0273	 2.1182
	 2.1492
	 2.2235
	
P1:AP 11.1958 	 0.2175	 0.2489
	 0.2637
	 0,2736	 0.2761
	 0.3397	 013168	 0.2964	 0.3016	 0.3018
	
PMAG 11.5281
	 10.9421	 10.3432
	 9.8383	 9.3489
	 6.7959	 4.0831	 4,5603	 4,1676	 4 1959	 4.4609
PT 15.2862	 14,9736
	 14,6346	 14.3857	 14.1471
	 11.7030	 9.9904	 9.9035	 9.6993
	 9.9915	 10.5377
W5 2.7689
	 2.7589	 2 7479	 2.7398	 2.7320	 2.6529	 2 5971
	 2.5943	 2.5876	 2.5971
	 2.6149
Y11 0,9925	 0.9721	 0.9503	 0.9341	 0.9186	 0.7603	 0.6487	 0.6431
	 0,6298	 0.6418
	 0.6843
WI 0.02992
	 0.02114	 0.01678	 0.01394	 0.01214	 0.01138	 0.847x102 0.793x10 2
 0.762x10 2
 0.691x10 2 0.583110 2
WW 0.02419	 0.01639	 0.01275
	
0.01068	 0.911x10 2 0.857x10 2 0.790X10 2 0.735x10 2 0.70Sx10 2 0,652X10 2 0.6SOx10 2
WC 0.0501
	
0.03744	 0.03065
	 0.02634	 0.02342
	
0.02070
	
0.02646	 0,02350	 0.01694	 0,0153
	 0.0119
	
WMAG 0.0514	 0.03753
	 0.02952	 0.2462
	 0.02126	 0.01945	 0,01638	 0.01528	 0.01467	 0.01344	 0.01234
N( 3.865U	 3.8062	 3.7513
	
3.7249	 3.6954	 3.4531	 3.2886	 3.2759	 3.2491	 3.2747	 3.3234
	
TABLE 3,7-I	 Buck-Boost Converter Optimization
Results
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the total weight/loss 1:3 minimum in the partical sense.
(5) Impact of various critical component characteristics, such as mag-
netic losses, switching losses of semiconductor devices, to the over-
3.8 CONCLUSIONS AND SUGGESTED FUTURE WORKS
3. 8.1 Conclusions
Nonlinear programming techniques have been successfully employed to im-
plement the minimum-weight design of switching powe ,° converters. Two different
computational algorithm,,, - ALAG and SUMT-based on the penalty function method
were compared and their figure of mertis were assessed. For power converter
optimization, the ALAG package was deemed more effective than its counterpart
the SUMT package, when the computation time, ease of coding, and rate of
convergence are concerned.
Adopting the ALAG rountine, a cost-effective computer-aided design approach
is presented which provides a minimum-weight converter design down to the details
of component level and concurrently meets all power-circuit performance require-
ments. This computer-aided design approach provides important design insights
which helps to assess the following important design concerns:
(1) The trade-offs between weight and loss as the switching frequency is
increased.
(2) The op timum converter design down to the details of component
levels.
(3) The optimum component designsas a function of the switching frequency
It
and their relationships to the overall system optimization.
(4) The significance of the U-shape curves representing total-weight/
total-loss .rsus frequency as observed in the collected sub- 	 V
optimization runs. This allows the designer to easily identify the
optimum switching frequency or a range of frequencies over which
r(6) The optimal converter topology for a Riven application.
Employing the nonlinear-program based optimization technique, the power
converter designer can conceive the overall optimum system design taking
Into consideration the powt circuit relate- performance requirements with
the design objective of either minimizing weight, loss, or any other physical
0	 realizable quantity. It thus sets the stage for a more scientific design
approach instead of subjective brute-force, trial-and-error, piecemeal design.
3.8.2 Suggested Future Works
The investigations of complex converter optimization problems using
nonlinear programming techniques have shown marked success. Demonstration
of the buck converter optimization in the previous modeling and analysis
phases sponsored by NASA, the half-bridge converter optimization sponsored
by NAVY, together with the boost and buck/boost converter optimization
presented in this report have collectively provided clear evidence that
a large scale converter optimization is feasible using NLP techniques;
yet, the development of s-tch a tool has not reached the stage of maturity
where it can be widely used. Presently, it takes a person with considerable
insight to the nonlinear programming algorithms, and with sufficient
converter design experience, to make the program converge. It is our
belief, however, that the afore-described NLP techniques could be made
'	 easier and more systematic than they are now. The following tasks are
suggested as means fur improving the NLP techniques to make them a more
universal converter design tool with wide user applicability.
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(1) Systematic way of improving initial starting point.
(2) Means of optimizing variable scaling and constraint scalings.
(3) Means of optimizing convergence stopping criteria.
(4) Improved method of formulating nonlinear constraints to enhance
convergence.
I	
(5) Establish conditions for convergence.
I 2f
(6) Program cransportability.
a
41
It
-151-
4.0 INVESTIGATION OF CURRENT-INJECTED MULTILOOP CONTROLLED SWITCHING REGULATORS.
4.1 INTRODUCTION
In recent years, vast amounts of interest and research in universities
and industries have been directed toward development of a multi-loop, multi-
state control scheme which could be applied to switching regulators. This
r	 collaborated effort has resulted in astonishing improvements of stability
and dynamic performance of switching regulators.
t
	 A host of control schemes has emerged many of which employ the principle
of current-injected control [17,18,19,20,21]. These control schemes share,
the common property of transforming a switching converter from a voltage source
into a current source. This control concept has exhibited many desirable
properties such as inherent over-load protection, stable and equal load sharing
when several power converter modules are in parallel, and 1. - system response.
Illustrated in Fig. 4.1.1 is a buck/boost converter employing current-
injected control. The control is implemented by sensing the output voltage vo
of the converter and the instantaneous current ip through the power switch.
The duty cycle signal is terminated when switching current ascends and inter-
sects the threshold voltage vx
 (dc error signal) determined by subtracting
vo from the reference voltage E R. Since the switch current waysform sensed
by the current transformer contains both the do bias current component, and
the small amplitude ac modulation signal (to be used for additional error
compensation), the control thus provides inherent transistor peak-current
protection (from the dc-current component) and improved dynamic performances
(from the ac modulation signal).
• YI
t !
RI
R2
1 
ppr" -
Rp	 _	 RS
T	 ^	 I
t	 ..L.
iP	
-
1	 2
Fig. 4.1.1 CIRCUIT SCHEMATIC OF CURRENT-INJECT CONTROLLED BUCK/BOOST
REGULATOR
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Presented in this report is the modeling and analysis of the current-
injected control system. The modeling approach employed in the present
paper, a departure from previous efforts 117,20), provides additional
insight to the current-injected control characteristics which failed to
0	 be manifested in the previous modeling and analysis efforts. To facili-
tate comparison between the method presented in this report and the ap-
proach employed in the earlier attempts, a brief review of the earlier work
is provided. The concept of major loop and minor loop was employed in the
previous works [17,201. By considering the dc-feedback and compensation
network being the major loop, and the ac-(switch current) feedback as being
the minor loop, the minor loop was lumped into the power stage in the
process of modeling. The multi-loop converter was thus reduced to a single
loop system as shown in Fig. 4.1.2. The ac feedback loop which contains
the switching current information is embedded in the "new" power stage.
The transfer function oZ the new power stage v o /vx
 has a surprisingly simple
form (only a single pole and a single zero). The authors feel that while
this modeling approach offers a way to examine certain small signal charac-
teristics of the system, little information is provided regarding the rela-
tive stability of the system (the concept of the gain margin and the phase
margin). Even though the do loop can be opened, the ac loop is inherently
closed in the "new" power stage model. A true open loop characteristic,
where both the do and the ac loop are opened, is thus not accessible in
this modeling approach.
The modeling and analysis approach of the multi-loop current injected
control presented in this report eliminates the aforementioned modeling
dilemma. Following an approach similar to that described in the
-153-
A	 ^
author's previous work (22,23,24.25), the small signal model of the con-
verter in Fig-4-1.1 is derived as shown in Fii. 4.1.3. The small signal
model has the following features:
(1) The power stage has three inputs and two outputs.
The three inputs are:
line disturbance	 vi	 .
load disturbance	 vo
duty cycle disturbance d
The two outputs are:
the output voltage 	 vo
the switch current	 ip
(2) The error processor senses the two modulation signals 1  and
vo . The transfer function FAC represents the gain of the ac loop
and FDC represents the combined gain of the do loop and the
compensation network.
(3) The duty cycle modulator is represented by a describing
function FM.
Employing the above described small signal model one can readily examine
the following performance characteristics:
(1) The control-to-output characteristics vo/;x - FM Dl (d + FMFACFD2)	•
where A- S2 + 2GWoS + Wa. (This is the characteristic examined
in the previous papers [17,20)which exhibits a single-pole and
and single-zero).
(2) The open do loop characteristic
GDL FMFDCFDI/(A + FMFACFD2)'
(3) The open loop characteristics (open both do loop and ac loop)
GT - 
1
A FM(FDC	 ACFDI + FFD2).
The open loop characteristic GT is used to examine the relative
-154-
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stability of the system.
(4) The audiosusceptibilit y characteristic CA 
• ;o/;l
CA1 + C I	 FUll(e + FMFACFD2 ) - FDIFMFACFU21
 
I.T
(5) The output impedance characteristic Z  = voAo
Zo 1 + CT { e2 FU12(Q + FMFACFD2) - FU22FACFWDI }.
Modeling of the power-stage, error processor, and pulse modulation
is presented in chapters 4.2, 4.3, and 4.4,respectively. Various open
and closed-loop performance characteristics are evaluated in chapters
4.5 and 4.6. Effects of do-loop and ac-loop gain, and of compensation
networks, are also discussed. Finally, guidelines for selecting control
circuit parameters are provided.
A
I
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4.2.0 CURRENT-INJECTED SUCK/BOOST POWER STAGS NODEL
4.2.1 Power Circuit Description
The function of the do-dc converter is to process and transfer
electric power from an unregulated input v  to a regulated output v0.
The output voltage of the two-winding buck-boost converter shown in
Fig. 4.2.1.1 can be either greater than or less than the input voltage,
depending on the duty cycle of the switch and the turn ratio of the
storage inductor. The magnetically-coupled windings, provided by
the energy-storage inductor, allow input/output isolation and multiple
outputs. Proper choice of the inductor's turn ratio also can alleviate
the difficul o— if implementing the extreme duty-cycle condition due to wide
ranges of input and output voltages.
The energy exchange transpires in the power stage (Fig. 4.2.1.1(x))
in the following fashion. The state of the duty-cycle drive d(t),
shown in Fig .  4.2.1.1.(b), determines the instantaneous position of
the switch. The high-level of d(t) indicates the conduction, or on-state,
and the low-level determines the off-time, or off-state, of the power
switch. During Ton ,a voltage approximately equal to v I (t) (neglecting
the losses due to the parasitic resistance in the primary winding) is
established across Np which causes a current ip (t) to increase as
illustrated in FIgure 4.2.1.1.(c). Occurring simultaneously, a voltage
vS (t) is induced across Ns by transformer action, but no conduction
I
t
is allowed because of the reverse biased diode. As the off-time, Toff
is initiated, the energy associated with N  is transferred to N a by an
ampere-turn redistribution. As a result, the current i p (t) is reduced
-158-
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FIG. 4.2.1 . 1 Dc-dc two-winding buck-boost converter
(a) equivalent circuit, (b)-(e) waveforms
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to zero and i S (t) is forced to a magnitude needed to maintain a con-
tinuous MMF flow through the inductor. The output voltage in Figure
4.2.1.1.(x) is kept nearly constant due to the large ca pacitive filter
at the output which absorbs the pulsating currant i S (t) and delivers a
do current with minimal ripple to the load.
4.2.2 Analytical Implen.r4cation
The switched do-to-dc converter, assumed to be nondissipative,
is nonlinear in nature. The basic do-to-dc voltage conversion is
achieved by repetitive switching between a number of linear networks
switchos and diodes. The number of linear networks in one switching
cycle is determined by the mode of operation of the inductor's magne-
tomotive force, MMF. If the MKF is continuous as shown iu Fig. 4.2.2.1.(a),
the power stage model has two linear networks corresponding to a mode 1
type operation. For a discontinuous inductor MMF operation as shown in
Figure 4.2.2.1.(b) the power stage model is composed of three linear
networks corresponding to a mode 2 type operation.
Each linear circuit model is described by a set of linear state.-
space equations. For the current-injected bunk-boost power stage the
state variables (independent variables) are customarily the magnetic
flux, 0, and the capacitor voltage, vC. The total number of storage
elements determines the order of the system.
4.2.2.1	 State Space Averaging Technique
To derive a linear model for the power stage, the averaging tech-
nique is used.(27]Employing the mode 1 operation as an example, the
11
t
t
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Fig. 4.2.2.1 Inductor magneto-motive force.
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power stage is modelled by twu intervals of operation. Ton and TFl,
respectively.
(i) interval Ton	 (ii) interval TF1
x Alx + Blu	 x A 2 + B 2	 (4.2.2.1)
Y, - c x+ E u	 Y- C x+ E u1— 1—	2— 2—
The principal of the average method is to rerlace the state-space
description of the two linear circuits by a single state-space descrip-
tion which represents the approximate behavior of the system through
one cycle of operation. Taking the average of both intervals and
summing the results yields the following line::r time-varying continuous
system:
x - d(Alx + Blu) + d'(A2x + B2u)	 (4.2.2.2)
Y - d(Clx + Elu) + d'(C2x + E2u)
Ton	 '	 TF1
d - T	 d - T
p	
where T  is the period of the switching cycle.
The basic requirement for the average method is that the effective
filter comer frequency of the switching converter be much lower than the
switching frequency (27).
The linear time-varying equations (4.2.2.2) can be rewritten in the
following form:
x - Ax+Bu
Y -Cx+Eu
where A - dA I + d'A2
B - dB  + d'B2
C - 4C  + d' C2
E - dE1 + d'E2
(4.2.2.3)
(4.2.2.4)
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__	 z
e4.2.2.2. Perturbation
To study the small-signal behavior, the linear time-varying equations
(4.2.2.3) are perturbed. The introduction of input variations and duty-cycle
1 1	 variations in turn perturb the output and state vectors. The perturbed
input vectors are:
A	 A
u - U+u	 and	 d - D+d	 (4.2.2.5)
where U and D are the steady-state values and % and d are small perturbations.
These perturbations in turn lead to following:
x -X+x	 and	 Y- Y+Y
where r + Y are the steady-state values and x and y are small perturbations.
With the corresponding perturbations substituted into equation (4.2.2.3) the
basic model becomes:'
A	 A
x - AX + BU + Ax + Bu + [(A1 - A2 )X+ (B1 - B2)Ujd	 (4.2.2.7)
(dc term)
	
	 (line	 (duty ratio variation)
variation)
A	 A A
+ [(A1
 - A2)x + (B1 - B2)u]d
(nonlinear second order)
A	 „	 w
Y + Y - CX + EU + Cx + Eu + [(C 1 - C2)X + (El - E 2)U]d (4.2.2.8)
(dc term)
	
	
(line	 (dute ratio variation)
variation)
A	 A A
+ [(C1 - C2 )x + (E1 - E2)u]d
(nonlinear second order)
The perturbed state-space description is nonlinear owing to the presence
A	 A
of the product of time-dependent quantities x and u with d.
4.2.2.3. Linearization
Since the ac variations are very small in magnitude compared to their
steady-state value, the following small-signal approximations can be made:
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w	 w	 w	 w	 w w	 w
Yul 22
	 1	 2	 1
<< 1, d
	 1; _X19 
x
 2 << 1; 1, 
Y 
2 <s 1	 (4.2.2.9)
' U	 D	 X X	 Y YU1	 2
w	 w	 w	 w	 w
where u - ( ul . U2 ). V - ( Ul . U2 ). x - (xl,x2),e'
Using the approximations (4.2.2.9), the nonlinear .scond order terse in
equations (4.2.2.7} and'(4.2.2.8) can be neglected, resulting in a linear
system. Separating the steady-state (dc) and dynamic (ac) parts of the
linearized system, the final state-space model is Acquired.
Steady-state (dc) model:
X - - A
-1 
BU 	 (4.2.2.10)
Y - CX + EU	 (4.2.2.11)
- (E - CA 1B)U
Linear Dynamic (ac) model:
x - Ax + Bu + [(A1 - A2)X + (B1 - B2 )U)d	 (4.2.2.12)
Y - Cx + Eu + [(C 1 - C2 )X + (E 1 - E2)U]d	 (4.2.2.13)
4.2.2.4. Transfer Function Representations
In small-signal analysis, particular input/output relations
(transfer functions) are needed to construct the basic building blocks
necessary to fully describe the power stage model. To find the input-
w
to-state variable x and input-to-&atput transfer functions, one assumes
the ac duty-ratio variation is zero. The dynamic Model described in
equations (4.2.2.12)• and•(4.2.2.13),can be 'simplified as follows:
z
x - Ax+bu
y - Cx+Du
Taking the Laplace transformation of the previous equations, the
following relations are obtained:
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s
F
r	
.
w	 A	 A	 A
ex(s) - X(0) - AE(G) + Bu(s)
And
Y (s) - C1 41 - A) Bu (s)+Du(a)
- [C[sI - A) -1B + D)u(s)	 (2.2.14)
Leting x(o) - o, the first equation becomes x(s) -(sI - A) -1 B u(s).
To find the duty cycle-to-state variable x and duty cycle-to-output
transfer functions, one aesumes the ac variation of u is zero. Equations
(4.2.2.12) and (4.2.2.13) yield the following:
z
x - Ax + [(A1 - A2)X + (B1 - B2 )UJd	 2.2.15)
A	 A
	Y - Cx + [(C1 - C2)X + (E 1 - E2)Yjd	 (4.2.2.16)
	
A	 A
And the resulting duty ratio modulation d to state-variable x and duty
A	 .
ratio modulaticn d to output
	 transfer functions are:
X(s)
(SI - t)-1 [(A1
 - A2)X + (Bl - B2 )UJ	 (4.2.2.17)
d(s)
C(SI -A) 	 - A )X + (B - B )UJ +
d(s)	 1	 2	 1	 2	
(4.2.2.18)
[(Cl - C2)X + (E1
 - E2)UJ
These transfer functions will be used as building blocks to construct
the power stage transfer functions to be presented in the following
sections.
4.2.3 Power Stage Analytical Model
The objective of the power stage model is to develop a group of
transfer functions that describe the low-frequency behavior of the
switching circuit. The model developed is comprised of three inputs
and two outputs. From Fig. 4.2.3.1 the three inputs are the supply
-165-
vG
IP
Fig. 4.2.3.1 Power stage input/output relationship.
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(4.2.3.1)Y - clx + E1 
A - Al2 + Blu
m
where, x -
 v^
v	 v0
U -	 I	 y -
iO	 ip
w	 A	 A
voltage vi , the output current lo , and the duty ratio d. The two outputs
A	 A
supplied are the output voltage vo , and the switching current ip.
The two-winding buck/boost power stage is shown in Figure 4.2.3.2(a).
The two linear equivalent circuit models for the continuous MHF case are
'
	
	 illustrated in Fig. 4.2.3.2(b) and (c). The rower stage model contains
an ideal switch and a diode. The storage inductor is a linear core cir-
cumscribed by a primary and a secondary winding with inductances L  and LS
respectively, where Lp - (Np/Ns ) 2L. . Also described by the model is the
r
winding resistances Rp and Rs / The output filter is represented by a capa-
citance and an equivalent series resistance, ESR. On the output a current
w
source 1  is employed to represent a disturbance injected to the converter
from the load.
The power stage model is composed of two independent variables. The
state variables for both linear circuit equivalents are the magnetic flux
^ of the core shared by the primary and secondary windings N  and Ns , and
the capacitor voltage v c . During the interval Ton , the power stage is des-
cribed by the following:
^F
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VS	
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Fig. 4.2.3.2
	
(a) Two-winding buck/boost
(b) Equivalent circuit model during TON
(c) Equivalent circuit model during TOFF
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 0 1 0
Al Lp gl . NP
0 1- (RC+RL C 0 _	
++^^
Z) CC(RC -
0 RL 0 RC/ /RL
Cl RC	 RL D1 .
Np
0Lp 0 0
For the interval TFl the power stage takes the following form
x	 A22 + B 2 C^ + E2uY ^	 (4.2.3.2)
where,
_
RS + RC // RL
-	 RL 1
p2 •
Ls RC+RL NS
RL NB
- 1 1
RC + RL LSC RC+R c
0	
- RC//RL
	N
sB2 n
0 RL 1
RC+ RL C
R //	 N	 C L	s 	
RL	 0	 RC//R L
c RL L	 R+ RC2 i	 S	
D2 
s ,
0	 0	 0	 0 J
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(4.2.3.3)x - Ax+Bu y - Cx+Eu
Appedix A gives the derivation of the two equivalent linear modals used
to describe the power stage during Ton and T1,1'
4.2.3.1 Averaae Model.
Continuing the process of characterizing the small-signal model
needed to describe the dynamic, ac behavior of the power stage, the
average model is:
-DRP	RS + RC//RL
Np - D	 Ls
A
D'(RC//RL)
R C L S C
-D'(RC//RL)
N S R C
-D	 D'
(RC+ RL)C - (RC+ RL)C
D
C -
	D 	 -D'	 (RC//RL)
	
NP	 ^
D(RC//RL)	 D(RC//RL)
	
0	 R C C	 +
	
R C C
D'NS(RC//RL)	 D(RC//RL)	 D'(RC//RL)
LS	RC	 R C
	
DNP	0
LP
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ari
	4)	 (D + D') RC//RL
E
	
0	 0	 i
where D is the steady-state duty ratio and D' = 1 - D.
To simplify our matrix expressions, assume:
(i) RC « RL
	so that
	 RC//RL r RC
RC 
+ RL RL
(ii) RP	 RS
LP	LS
Also by definition the following conditions are used:
^	 ALS	 R
M Le . D ,2	 (11) Re
	 S2
D
(iii) wog A L1C	 C . 2 [—^ + IRe + RC1C
e 	 D 
JJ
T	 T
(iv) D ^ T
	
Tn and D' A Fl	 where TP
 is the switching period,
	
P	 P
T + T	 T
so that D + D'	 on	 F1	 P 1
	
T 	 TP
r	 Applying these simplifications the average model becomes:
	
RS - D'RC
	 - D'	 D	 -D'RC
A	 Le(D')2	 NS	 B	 NP	 NS
	
2	
.
	
NSwo	
- 1	 0	 1/CD 	 RLC
(4.2.3.4)
-171-
N 
S 
R 
C
	 1
L D'
e
C •
DN^	 0p
E •
4.2.3.2. Linearized Power Stage Model
Line voltage variation vi , duty cycle variations d,and output
current source disturbances io , are now introduced into the circuit such
that
vI V l +v i 	d^ D+d
(4.2.3.5)
10 g 0+10 	dD^ -d
where V I is the do input voltage and D and D' is the steady-state on-time
and off-time duty ratios, Employing the small-signal approximation, as
discussed in Section 4.2.2.2, the second-order nonlinear term may be
neglected,and a linear system obtained.
4.2.3.2.(a) Steady-state (dc) model.
Using method of section 4.2.2.3, the steady state output vector Y
may be seen to bet.
Y	
V0	
(E - CA-18)U
IP
DNS	 (4.2.3.6)
D'NP
VI
D2L
e
LPRL
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4.2.3.2(b) The Input-to-output transfer function.
The input-to-output transfer function due to an input variation
w	 •
u assuming the duty ratio d (ac) variation is zero is as follows:
w
Vo(8)
f	 Zr(s)
	 w	 i [C[SI-A) -18 + EJu(s)
ip(s)
Ns D' w22 (RcCs+l
P 
L2 IS 
+ 4C)P l
RC Is 2 + z1S+woz2
	°i
-DD' NP, (
	
11
LPNSC IR
CCs + 1
1
	i°
(4.2.3.7)
S 2 + 24w0 S + 02
R	 R
where z1 2;w°
 + R1C - CL ,
	
z2 - NL + DrC	 e
4.2.3.2(c) Duty cycle-to-output transfer function
w
The duty cycle-to-output transfer function assuming u - 0 is:
v (s)
A ° 	 - C(SI-0-1 I(A1 - A2)X + (B 1 - B 2)Uj +
Y(s)	
d(s)
[(C1 - C 2 )X + (E 1 - E2)UJ
A
d(s)
w—o 2^-- 0 - CRCCS +	 1- p —^- + Ra + -^
y(s)	 DD	 (S + 24w0S + w  )	 RL wo C	 D
w
d(s)	 VONS	 (RLCS + D + 1)
	 1
R 
L 
N 
P	
L 
S C (S + 2twoS + w  )	 D
i
It(4.2.3.8)
For detailed derivations of the transfer functions, refer to
Appendix I.
Further simplifcations are made by letting A - S 2 + 2CwoS + wo2 and
then forming gain expressions. The gain blocks in matrix form due to a
variation .R - [vi 10)T (4.2.3.7) results in the following:
F	 F	 v
Y(s) A
	
A	
Full	 Fu12	 ii	 (4.2.3.9)
u21	 u22	 0
a D' 
w
N	
2 ( RC CS + 1)
1	 P
o
A
D2
LPRLC 
(RI,CS + 1)
L 
w
vi
i0
RC [s2 + z 1S + W02 Z2
lDNSwo2
D ^-- (RCC S + 1)
P
(4.2.3.10)
From the duty cycle-to-output transfer function (4.2.3.8), the matrix
simplification yields the following:
-174-
-175-
	
,	 w
w
	
Y(s)
	 v°	 Q 0	 D1	 d(s)	 (4.2.3.11)ip	
!D2
V	 R
+	 wo D (RCIC• + 1) 1 
RL 
—r_ + Re+ C
W C
• 1	 °	 d(s)
v 
0 N S	 (RLCS + D + 1)	 e
NP
L S C	
+ Tr
(4.2.3.12)
The block diagram for the small-signal approximation of the power
stage is shown in Fig. 4.2.3.3. The analytical expressions for the Fu__
and FD_ functions are given in equations (4.2.3.10) and (4.2.3.12).
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4.3.0 ERROR PROCESSOR MODEL
4.3.1 Introduction
The error processor, EP, is a feedback compensation network, It
processes multiple-input control signals derived from the power stage,
and delivers the required analog information to the pulse modulator.
Fig. 4.3.1.1. illustrates the analog-signal error processor employed
in the present analysis. From a small-signal viewpoint, the EP is
a linear network consisting of two control loops. The signals sensed
in these two loops are the converter output-voltage v o , and the primary
switching-current ip.
The loop sensing v0 is the same as any conventional do loop, where
the sensed v0 is processed by an amplifier with reference voltage ER,
to generate a do error signal vX. The do error voltage after processing
through an integral plus lead-lag compensation network establishes as
the threshold level for the switching-current information derived fxom
the ac luup.
The integral plus lead-lag compensation network is employed to
shape the frequency response to improve the .converter stability and
dynamic response.
The ac loop which senses the collector current of the power
Lransistor serves two functions. The first function is to transform
the primary switching-current into a proportional voltage signal.
This voltage signal vSW is then compared with v  resulting in a control
that turns off the power switch when v SW" vX . The second function of the ac
loop is to derive the low-frequency modulation signal or error signal for
additional loop compensation.
V
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4.3.2 Error Processor Ac and De Loop Gains
Fig. 4.3.2.1 is a functional equivalent of the circuit
shown in Fig. 4.3.1.1. In Fig. 4.3.2.1. the two error signals, namely
v  and VSW are subtracted to form the positive input to the threshold
detector. The negative input of the error processor is now replaced
by a zero reference.
The authors feel that the modified error processor better serves
to perceive the modeling effect for the following reasons:
(1) As stated earlier, the ac loop contains two types of
information: The large amplitude switching-current
vavefors is used to implement the analog-to- digital
conversion. Such a function is considered part of the
pulse modulator instead of the error processor. The
small-amplitude low-frequency modulation signal (similar to
the modulation signal sensed by the do loop)is brought together
with the error signal from the do loop and compensation loop to
provide the total state-feedback corpensation for improved
stability and dynamic responses. For the purpose of modeling
I
of the EP, the large-amplitude switching-current information
should be extracted from the ac loop and i::corporated into the
.	 pulse modulation model (presented in Chapter 4.4).
(2) Modeling the EP is difficult because of the unconventional circuit
implementation of the threshold detector. In the conventional
design, the threshold detector is implemented with one fixed
threshold voltage input,the other input containing the error
-179•
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information. With the current-injected ►node of control, both
t
inputs to the threshold detector contain error signals or mc-
f	 dulation signals. In order to model the whole converter system,
the pulse modulator should take the combined error signal from
the EP output and convert it into a pulse-width modulator duty-
cycle signal. In order to implement such a "single-input single-
output" pulse modulator model, various error signals derived from
the multiple feedback paths should be combined to form a compo-
site error signal containing error information from the dc, ac
and compensation loops.
(3) For reasons mentioned above, the original EP circuit is modi-
fied to that of Fig. 4.3.2.1. where the positive input, vT,
to the threshold detector contains error signals from all three
feedback loops. The error voltage vT , is the output of the
multi-loop EP and also serves as the input to the pulse modulator.
The functional equivalence of Fig. 4.3.1.1. and Fig. 4.3.2.1. can
s
be justified in the following way. Mathematical)- (.),, any v  and vSW
waveform, the block diagram of the circuit in Fig. 4,3.2.2.(a) is
equivalent to the analytical model in Fig. 4.3.2.2(b). The equivalence
is proven through the following arguement. For the pulse modulator control,
the following equations hold true:
If v  X vSW , then vTH - 1	
(4.3.2.1)
If v  < vSW , then vTH f)
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°•	 Fig. 4.3.2.2. (a) Actual circuit implementation. (b) Equivalent
analytical model.
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To form a composite error signal as the input to the threshold
detector, the do error voltage vSW and voltage v  are combined.. , ' The
following relations hold for the modified circuit of Fig-. 4.3.1.2:
If V  - vSW > 0 , then vTH 0 1
•	 If V  - vSW < 0 , then vTH " 0
Equations (4.3.2.1) and (4.3.2.2) are exactly the same; therefore,
•	 Fig. 4.3.1.1 and 4.3.1.2 are functionally equivalent.
In performing the small-signal analysis of the network shown in
Fig, 4.3.1.2, the reference ER is replaced by a short circuit. Apply-
ing Kirchhoff's current law at node A yields the following:
v	 v
va R+	 1— +I	 R + Rb	 (4.3.2.3)1	 2	 3	 1	 3
where v  is the voltage across R21 vb is the differential input voltage
of the operational amplifier, and v o is the output voltage.
As for nc.de B the Kirchhoff equation is
`	 w
V
vb i	 + R + sC3	 vx z + SC3 + RaX	 3	 X	 3
where zX ' R4 + eC1	 (4.3.2.5)
The oven-loop response of the operational amplifier is A(s), where
V	
- A(s)vb,	 (4.3.2.6)
eA(e) -	 -K
	l+s Wn	 (4.3.2.7)
Substituting equation (4.3.2.6) into (4.3.2.3), and (4 . 3.2.4)
results in the following set of equations:
^	 w
 
1	 1	 O 	
Xva ^.I1+ R. + R°3
	 R-1 ' A(s)R3	 (4.3:2.A)
v
-v 1	 1	 + 1 + sC + 1 + BC	 —a	 (4.3.2.9)
x A(s) z 	 R3	 3	 zX	 3	 R3
Eliminate the node voltages v  and v  by simultaneously aalvins
(4.3.2.8) and (4.3.2.9) for V  and vx . A single expression in
	
terms of vo and v 	 results:
.
1	 1	 1	 1
vx A(s)R3	 R3	 R	
_
3	 A(s) TX
1 +
R1 + R2
+ 1 + sC 1 + aCR3	 3 - z 	 3
(4.3.2.10)
1 vo
( 3
R1
1,+ R3 +l	 Rl 2
a
Since the ac and do expressions are low-frequency models, the operation-
al amplifier gain is A(s) 2 -K.. With a very large K, equation (4.3.2.10)
can be simplified to the following form:
1	 v	 4.3.2.11)
( R3 + R3 + 1) R 	
o
x,
v	 l	 1	 2	 1x
z+ sC3
X
-184-
The ac loop is described by the following:
A
i	 • P	 (4.3.2.12)
sw n
where n is the turn ratio of the current transformer.
RSW
vsw • 1 s RSW • 1p n	 (4.3.2.13)
From Figure 3.1.2 the following equation is derived:
^	 A
•	 vt vx - vsw (4.3.2.14
Substituting equations ( 4.3.2.11) and (4.3.2.13) into equation (4.3.2.14)
yi•.l& the following:
1
R3
/R + R3 /R +1 R1
	
A1	 2	
_ RSW
vt	 + ac 	
vo	 n 1p	
(4.3.2.15)
(X	 1
The do loop gain for the EP is defined by the following:
A
V 
FDC 
o li	 0P
1	 1 + sR4Cl
• (Cl+C3)s
	
^C,:C7-L
	
RP(4.3.2.16)
41+sR4 C+C 	 11 s)
where GP	 1
R
1+ 3 + 
R
_3
R1 R2
The ac loop gain is given by the following:
vT
FAC p vo • 0
RSW
•
	
	 (4.3.2.17)
n 
Fig. 4.3.2.3 illustrates the error processor block diagram.
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Fig. 4.3.1.3. Error processor block diagram.
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4.4,	 PULSE MODULATOR CHARACTERIZATION
4.4.1 Pulse Modulator Descriptions
The pulse modulator converts the analog error signal from the
output of the error processor into a modulated pulse-train in order to
provide proper duty-ratio control of the power switch. The pulse modu-
lator analyzed in the present chapter utilizes a constant off-time
control.
Fig. 4.4.1.1 illustrates the pulse modulator (PM) in simplified
block diagram form. The two inputs of the threshold comparator are the
do error voltage vX , and the ac voltage signal v SW (proportional to the
current through the power switch). The do error voltage v  is a floating
threshold level proportional to the difference between the desired and
the measured output voltage. As the error between the desired and actual
voltage increases, the level of the voltage v  rises. Since the ac voltage
vSW is proportional to the current waveform through the power switch, peak
current protection is an inherent feature of the current-injected control.
wren the condition vSW > v  is satisfied, the threshold detector
oucprlt v 	 is momentarily driven low. This signal instructs the digi-
tal signal processor (DSP ) to turn off the power switch. Therefore by
limiting the level of v., the peak current protection of the power
switch can be achieved.
For constant off-time implementation the DSP output, D, is latched
low for a predetermined amount of time. At the end of the off-time
period, the power switch is commanded on and the cycle repeats.
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4.4.2 Small-Signal Model
To study the small-signal behavior of the pulse modulator, an
analytical model is developed using the describing function technique.
Fig. 4.4.2.1 shows the block diagram of the analytical modal at
steady-state without a low frequency disturbance. As shown in
Fig. 4.4.2.1.(b), when 
vSW is greater than vX, TOFF coma nee@. 6  is
the rising slope of the switching-current signal vSW during the
period TON . SF is the falling slope determined by the secondary
current of the two winding inductor reflected back to the primary side
during the period TOFF' The trajectory formed by S N and SF is pro-
portional to the inductor MMF and is used to determine continuous or
discontinuous current operation.
Fig.- 4.4.2.2 shows the equivalent circuit waveforms for the per-
turbed case. The small-signal disturbance is represented by an ac
generator placed in the do loop as illustrated iu Fig. 4.4.2.2(a).
For the perturbed case, the magnitude of the low-frequency ac
signal is assumed to be sufficiently small and the rising slope
SN , and falling slope S F , are considered constant and unaffected
by the disturbance. With this assumption, the perturbed switching-
current information vSW , along with the Terror voltagi v, t , can be
modeled.
The development of Fig. 4.4.2.2(b) is . follows:
4
(i) Given a slope S  determined by the pov 	 ;e's supply voltage
v l , the urinary inductance Lp, and an initial do ctartiag vnlue
large enough to guarantee continuous-current operation. From
the starting point a line is dram with , s slope
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Fig. 4.4.2.1. Unperturbed analytical PM waveforms.
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Fig. 4.4.2.2. Perturbed analytical PM waveforms.
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ASN . At the intersection of the perturbed v  and the switching-
current information vSW , TOFF begins. After a set span of time
equal to the period TOFF expires, the cycle repeats.
(ii) The initial point for the next cycle is determined by subtracting
the magnitude Se TOFF from vX at that particular point in time.
(iii) From the new initial values (i) and (ii) are repeated.
Fig. 4.4.2.2(:1 shows the input v  to the analytical threshold
detector. Using the relation v  a v  - vSW , the development of
Fig. 4.4.2.2(d) can be understood. Fig. 4.4.2.2(d) illustrates the
perturbed duty-cycle.
The small-signal behavior of the PM can now be modeled. A set of
equations are developed for the darkened trajectory vT of Fig. 4.4.2.2(c).
vT is used because the trajectory describes the low-frequency modulation
affecting the PM gain. The L.,ditional information in vT that deals
with the do component of the switching waveform of the converter is not
relevant in the modulation of the dutv cycle signal, and therefore has no
contribution to the PM small-signal gain.
4.4.3 Formulation of the PM Transfer Function
The output of the PM can be expressed in a Fourier series in the
form:
d(t) - D + a l sin wt + b  cos wt + •••
The input of the PM can aloo be expressed in a Fourier series in
the form:
V;(t) - V + cl sin wt + d l cos wt + .••
The describing function FM of the pulse modulator is defined as:
•192-
(a 2 + bi )y	 -1 bl	 -1 dl
FM Q a
	
2 ^! • tan
	 al	 ten ci	 (4,4.3.1)
t	 (c1 + d l )
The resultant waveform vT is a function of SN and SF (both assumed
•	 positive) and the sinusoidal disturbance A sin wt. During the period
TOFF at(N-l)th cycle V
T 
has the form:
VT S(t) 	 - t 2n-1 ) + A sin wt - A sin wt2n_l.	 (4.4.3.2)
During the period TON at the Nth cycle vT has the form:
	
vT(t) r SN (t ::n+1 t) + A sin wt - A sin wt2n+1' 	 (4.4.3.3)
The on-time AT N at the n th cycle it2n,t2n+2) can be expressed through
the following development: AT  can be derived from equations (4.4.3.2) and
(4.4.3.3) by evaluating the equations at t - t2n,where
	
vT (t 2n ) ' SF (t 2n t 2n-1 ) + A sin wt 2n - A sin wt 2n-1	 (4.4.3.4)
or
	
vT (t 2n) - SN(t2n+1-t2n) + A sin wt 2n - A sin wt2n+1'	 (4.4.3.5)
From Figure 4.2.2. TF C TOFF - t2n t2n-1'
ALet PTN ^ t 2n+1 t2n-1-
Set (4.3.3) equal to (4.3.4) and solve for AT
9
S.,
b F	 2n
T + A sin wt - A sin wt 2n-1
	N 2n+1 2nS (t 	-t ) + (4.4.3.6)
A sin wt 2n - A sin wt 2n+1
wATN 	AT 
(S	 (4.4.3.7)
	
SN ATN -2A sin 2 cos w(t2n-1 + 2 )	
f
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tA
(SF + SN)TF
AT 7 SN - Aw cos wt 2n-1
(1 + F) T	 1
SN F 1 - cw cos Wt 2n_1F N
^, r
(4.4.3.8)
The duty-cycle output d, may be expressed in the following fors:
d(t) 0 D + a l sin wt + bl cos wt + •••	 (4.4.3.9)
The coefficient of sin wt in equation (4.4.3.9) can be expressed as:
ftl	 (t3	 (t2n+1
alM• 	 sin rat dt + J sin wt dt + • • • + 1
	sin wt dt +
o	 t2	
t 2
t1 
`A sin wt dt + 
jt3
 
A sin wt dt + •••
rtA	 J
	
o	 t2
1 1 N
n A I A2n+1	 ( 4.4.3.10)
mmn
where A2n+i - AT 
N2 
TF (A sin wt2n + A sin wt 2n+1)
T  + ATN 	ATN - T 
- (ATN - TF ) A sin w(t2n-1 +	 2	 ) cos w( 2 )
A(ATN-TF ) jsin 
wt2n-l[^ coswATN + 1 coswTF)
+ cos wt2n-iIt'i sinwATN+4 sin wTF ]1	 (4.4.3.11)
A first-order approximation for A2n+l is:
A2n+1 ` A(ATN - TF ) sin wt 2n-1 + 2 (AT2 - T F )cos wt 2n-1(4.4.3.12)
-194-
I
Eliminating second order effects:
T
A2n+1 AT
N A(1 - 
ATN )sin wt2n-1
From equation (4.3.7),
K	 T
al e
	
E A(1 - AT )sin wt 2n-1 AT 
n-o	 N
(4.4.3.13)
(4.4.3.14)
where K is the ratio between the switching frequency and the modulation
frequency. In order to simplify the analysis, it is assumed that K is an
integer.
If ATN is small compared to the disturbance period, i.e. if K is very
larger, it follows that
(2 ^/w	 T
a1 An 1 A(1 - AT )sin wt2n-1 dt
o	
N
1	 2 n/w	 2 n/w	 (1 - N cos •atl
• An 
J	 A sin wt dt - f AT  ll (( s	
JJ	
sin wt dt
0	 o	 I1+SF^ TF
`l	 N
-	
1S S 1
2
 cos wt sin wt dt - 0	 (4.4.3.15)
1+AF N 0
N
Equation 4.4.3.15 is orthogonal. Therefore the coefficient a l is zero.
The coefficient of cos wt in equation (4.3.6) is:
t 1 	 t3
b - ncos wt dt+	 cos wt dt + ••• + 
ft2n+l
co, wt dt + •••
o	 t2	 t2a
1 [A sin wt l + A sin wt 3 - A sin wt 2 + ••• + A sin wt 2n+1
- An
- A sin wt 2n + ••• J
r
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Tr 
n1 B2n+1
(4.4.3.16)
AwSN+SF (4.4.3.20)
F,
where,
B2n+1 ' A sin wt 2n+1 - A sin Wt 2n
2A cos 2 (t 2n+1 + t2n)Sin 2 (t 2n+1 - t2n)
TF	ATN - TF
o 2A cos w (t 2n-1 +ATN - 2 ) sin w ( 2 )	 ( 4.4.3.17)
A first. order approximation for equation (4.3.15) is:
4"N - TF
B2n+1	 2A (w — 2	 ) cos Wt2n-1`
Tw (ATN - TF)cos wt 2n-1 ATN	 4.3.18)AT
From equation (4.4.3.13)
n
Nb . 1	 c Aw (AT - T )cos wt 	 AT	 (4.4.3.19)1	 Ali	
n-o 
ATN	 	 F	 2n-1	 N	 +'
1
u
r {
With AT N small compared to the modulation period equation (4.4.3.19) can
be expressed as follows:'
( 2 
n/ w	
T
b1 
n 
I	 Aw 1 -	 - Sr --- (1 - Sw cos wt) cos wt dt1N
0	 1+SF)TF
2x/w
w 1	 Aw
• n	 SF	 2S  (1 +• cos 2wt)dt
l+S o
N
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Again, when modeling the analog voltages vT, the information that needs
to be extracted is contained in VT . VT
 contains the low-frequency
information necessary without the high-frequency switching signal of
v  . From equation (4.3.1) the small-signal input voltage to the pulse
4
modulator is:
vT (t 2n ) a SFTF - A sin wt 2n-1 + A sin wt 2n
SFTF + 2A cos 2 (t 2n + t2n_1 )sin 2 TF 	 (4.4.3.21)
In equation (4.4.3.21) sin 
w2F can be approximated by 
w2F 
resulting in:
T
VT ; SFTF •&- Aw TF cos 
w(t 2n-1 + 2 )	 (4.4.3.22)
From equation'(4.4.3.22 ) the fundamental of the small-signal average.,of
vT can be taken.
T
vt d 2 Aw TF cos w(t + 2 )	 (4.4.3.23)
The describing function F M for the pulse-width modulator !.a:
F Q t	 (
al + bi ) -j tan 1(bl/a )
M	 ' --- --- e	 l	 (4.4.3.24)
t	 t
Substituting equations (4.4.3.15), (4.4.3.20) and (4.4.3.23) into (4.4.3.24)
the PM gain is:
Aw
t	
SN + SF	 2
JFJ(S +S ) T 	 (4.4.3.25)
A fATF 	 !1	 F F
^x
a
Phase L F 	 2F
2	 )wTFFM _ (SN+SF)TF e (4.4.3.26)
;j
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The slopes S  and S F
 can be defined by the system parameters.
During Ton,
dip
VI	
IPRP + LP dt	 (4.4.3,27)
di
Let d t 
SK where SN is the slope of 
I  
during Ton . Then:
V I M IPRp + LPSN
and
^	 V - T RSN 	I L P P	 (4.4.3.28)
P
The magnitude of I PRP is much less than V I , so (4.4.3.28) is approximated
by:
V
SN : IT-
P
The current transformer used to sense the switching-current reduces the
sensing current by a l:n turns ratio resulting in the following
expressions:
V
SN 	 -	
(4.4.3.30)
nLP
The signal sensed by the comparator is a voltage proportional to the	 F
current passing through RSW . Therefore
SN U VIRSW , where, SN w RSW	 SN	 (4.4.3.31)	 t
nL P
During TOFF, SF may be found through the following:
(AiTON1_ (AiTOFFI	 (4.4.3.32)
JUTON 1_ SN TON	 (4.4.3.33)
+ 4
' AiTOFF i_ SF TOFF	 (4.4.3.34)
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The substitution of equations (4.4.3.33) and (4.4.43.34) into equation
(4.3.32) results in the expressions:
SN 
TON - SF TOFF	
(4,4.3.33)
^ _ TON	 ^
	
S	 (4.4.3.36)
SF TOFF N
Applying equation (4.4.3.31) to S	 . we obtain
TON	
RSW NP
VOS ; 
-	
V	 -
F	 TOFF	 I nLP
	NS RnLP	SW
(4.4.3.37)
Substituting equations (4.4.3.31) and (4 . 4.43.37) into the PN describing
function the following can be obtained:
wTF
F	 -	 2
M	 VI 
R 1	 TAN
e	 2 (4.4.3.38)
nLP	
TOFF + 1 TOFF
WT	 n TF
^	
i ( 4.4.3.39)2	
TMe	 . e 	 1
where 1 F/	 << 1. T  i^ the off-time period of the switch and TN is the
TM
period of the low-frequency modulation.	 Therefore the FM gain may be
approximated by:
i	 t	 2nL
FM 
s	
P	 T	 (4.4.3.40)
	
V R
	 +TOFFSW ON OFF
h
Expressing the FM describing function in terms of the duty-ratio instead
of T
ON 
.end 
TOFF, equation (4.4.3.40) becomes:
a;
	
2nLP	 1 __
	
Fll - V R	 N Vol (4.4.3.41)
I SW 
TOFF l + N VS I
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Fig. 4.4.2.3 is the block diagram for the small-signs' gain from the
composite error processor signal vT to the pulse modulator output d.
d(s)	 FM	 vT(s)
Fig. 4.4.2.3. Pulse modulator gain block
s
M
f
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4.5.0 PERFORMANCE ANALYSES AND TEST VZRIFI^.ATIONS
4.5.1 .,call-signa. Block Diagram
The objective of this section is to incorporate the power stage,
'	 analog error proeessor,and pulse modulator small-signal models into a
closed-loop block diagram. The block diagram model will be used to
examine the open-loop and closed -loop perform&nces of the switching
regulator. Fig. 4 . 5.1.1 shows the block diagram for the buck/boost
regulator derived from Fig. 4 . 2.3.3, Fig. 4.3.2.3, and Fig. 4.4.2.3.
The small-signal analysis will include control-to-output
response, do open-loop behavior, system open -loop response stability,
vo(a)
closed-loop response audiosusceptibility, and output impedance
I	 io(s)
In this chapter, a Bode plot showing the gain and phase of
each particular transfer function is presented. The analytical
curves are compared with the experimental measurements to verify the
small-signal model. The analytical curves are presented by solid lines
and the experimental results by the following:
(i) Cain curve - x
(it) Phase curve - e
t
The gain and phase plots for the small-signal analysis employ the
following converter parameters and operating conditions:
-201-
A
o (s)
V I (s^O
POWER STAGEr rrrr-rrrrr-rrr^--rr rr-rrr--•-err-rrr^-r^
i
1
	
	 l
FU I I
I
VOW
i
i	 =
I ^	 FAC
	
FM	 +
I	 v s1 	
_	
1
I	 ^^ I =	 A	 FDC	 + IVx(s)
	 l er 8 0
	
PULSE MODULATOR
	 ERROR PROCESSOR
Fig. 4.5.1.1. Generalized small-signal block diagram for buck/boost
converter.
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IOperating Conditions
VI - 18.5 v,rlts
Vo a 11.4 volts
D - .57
D I - .43
TOFF - 11.0 microsecs
Converter Parameters
LP - 464.94 microhenries
LS - 101.64 microhenries
RS
 - .293 ohms
Le
 - 549.70 microhenries
Re - 1.58 ohms
C - 441 microfarads
RC - . 07 ohms
RL - 15 ohms
NP - 85 turns
NS - 40 turns
R1 - 11.47 kilo-ohms
R - 3.0.0 kilo-ohms
e
R3 -
 
2M kilo-ohms
R4 - 105.0 kilo-ohms
C1 - 11.8 nanofarads
C3 - 22.6 picofarads
CTN - n - 200 turns
it
RSW - 250. ohms
w  - 2021 rad/sec
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r
4.5.2 Control-to-Output Response
w
The control-to-output response is the open-loop gain from vR(s)
to the output vo (a) in Fig.4.5.1.1. The oontrol-to-output transfer
function denotes the power stage characteristics plus ac feecback.
Figure 4.5 . 2.1 illustrates the gain block diagram for the control-
to-output response, derived from the system block diagram.
From Fig. 4.5.2.1 the control-to-output transfer function is
derived, yielding the following results:
vo(a) + FMFD1
^ (s) 	 (4.5.2.1)x —A+  FMFACFD2
Where A s 2+2 Cw s+w 2
Substituting equa hon g (4.2.3.12), (4.3 2.17) and ( 4 .4.3.41) into the control-
to-output transfer function the following equations can be generated:
VU wo g
	DLe	
Rc D
^o(s)	 FM DD' (R
CC s+1) - RI.
	
DO+ Re + , RL - 1
v	 ) .	 2	 VN	 (s + 2 Suos+uo )(s +2rwo+ o 2 )+FMFAC
U 
N	 L
s 	 1 
C (RLC s+D+1)+RI. P	 s	 D
(4.5.2.2)
Employing the inequality (R e + D;) ^ << 1, equation (4.5.2.2) is simplified
DLe
vo (s)	 -FMV0wo( RCCs+1) RL 
a - 1
vx(s) ^ DD
	
2
(1+wl)s 2 + 2{w +F %+ ^—D ,0jj s +W-u
	
2 +F D+I + W°D	 o 
	
o	 LSC D'
(4„5.2.3)
where F - FriFAC VONs
p
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Equation (4.5.2.3) may be further simplified to read
DL
V (s)	 -FW0100  
2 (RCCs + 1) ^ 8-1
v ^) a (D^ D 2
	
FD' RI.	 2 FD' p}1	
(x.5.2.4)
s + 2Gwo + FF+ LS s + wo + F+ L S C
Equations 14.5.2.4) is the control-to-output transfe r
 function with
the angle expressed in phase delay.
4.5.2.1 Test Verification for Control-to-Output Response
Fig. 4 . 5.2.2 demonstrates the method used to measure the control-
to-output response. An ac signal, A sin wt, is injected into the do loop.
The magnitude A is adjusted to provide the optimal signal-to-noise ratio
( a clear and stable read out). Excessive amplitude of the injected
signal could result in distortion of the modulation waveform
and should be avoided. Channels A and B are connected as shown in Fig.
4.5.2.2. Channel B minas Channel A results in the desired control-to-
output response.,_
Fig. 4.5.2.3 shows the gain and phase of equation (4.5.2.4) for the
do-dc converter. The solid-line protection represents the analytical
solutions for the control- to-output response.
4.5.3 DC Open-Loop Behavior
The do open-loop response is the open-loop gain derived from
opening the do feedback loop. Due to the nature of the current-
injected mode of control, the true system open-loop response cannot be
measured. The do open-loop response can be used to indicate the
-206-
Rp	 RS
SNP FNI I	 S
Is	 RC
n :1	 •	 RL
Ip
V I	 T
T-
17
d(t)	 Channel B
C1	 R4	 0
C3
A
—7	 RI
< R3L5—j—p	 v + 
R*ER	 2
4 
fChannel A
+	 V
v T <1 —SW
ER
Sw
13.4k
	 4 rn
T
p
1 2
Fig. 4.5.2.2. Measurement technique for the control-to-output
characteristics.
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-F
MFDCFDI
- GDL A + FMFACFD2 (4.5.3.1)
s 8 2 + 2 w+ FD '' I + w 2 + FD' D+1
o F+D' LS JJ s	 o	 F+D' LSC
GDL
(4.5.3.3)
relative stability of the system. Fig. 4 . 5.3.1 illustrates the block
diagram fdr the do open-loop behavior.
Referring to Fig. 4.5.3.1 the do open-loop transfer function can
be expressed in the following form:
R
The general expression can be formulated by substituting equations
(Fi.2.3. 12), (4.3 . 2.16), (4 . 3.2.17) and (4.4.3.41) into equation (4.5.3.1).
The following formulation yields:
2+ FMVDw o	 1	 1+sR4C1	
GP 1- D ! L s+R +^^
	
DD' 
(RCCs+1) (C1+C3)s
	C1C3	 gl	 RL e e D
1+eR4 I( C1+C31
	
V N	 `	 s2+2Cw s+w 2
(a 2+2Cws+wo ) + FMFACo	 L 1P SC 
^ RLCs+D+l j
 +	
Du o
RY. (4.5.3.2)
V N
With 
IR
e + Dc D << 1and F A FMFAC oNP , equation (4.5.3.2) becomes:
(D'^+F)D(C +C ) (R CCs+l)(DLe
 9-1) 1+aR4CC C
	 [.FGP
1 3	
^	 l+sR4 
C1^	 1
1 3)
GDL
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Equation (4.5.3.3) is the do open-loop transfer function for the
current-injected converter.
s
	
4.5.3.1 Test Verification for DC Open-Loop
Tito dc-open-loop measurements are taken by injecting an ac signal
.
	 into the do loop. After traversing the loop, gain and phase of the
ac signal is measured. Fig. 4.5.3.2 illustrates the measuring technique
employed for the do-open-loop response.
The analytical and experimental waveforms for the do open-loop gain
and phase are shown in Fig. 4.5.3.3. The analytical waveforms are
represented by the solid line and the experimental gain measurements
are denoted by the "x" sign. The phase measurements are represented by
the N "
 sign.
4.5.4 System Open-Loop Response
Tho system open-loop response characterizes the converter's
stability. Because of the multiple feedback paths of the converter, the
loop is opened at a node common to all the feedback paths. Analytically,
F
the loop can be opened in this fashion. However, experimentally this
characteristic can not be measured. In current-injected con-
.
trol the ac signal and do information are fed into a comparator.
Phyoically, the only location common to the do and ac loop is the output
of the threshold detector. Unfortunately the comparator output is a
-211-
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Fig. 4.5.3.2. Mensurement technique for do open loop response.
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logic level signal. Even for the modified equivalent circuit as shown in
Fig. 4.3.2.1,the signal vT contains both digital and analog information. By
opening the loop at v  of Fig. 4.3.1.1 or vT of Fig-. 4.3.2.1 the measurement of
small-signal gain and phase would lose its physical meaning. For this
reason, only the analytical solution for the system open-loop response
is given. Fig. 4.5.4.1 shows the block diagram for the system open-
loop response.
From the Fig. 4.5.4.1 the system open-loop response can be derived.
The resulting equation is given below:
F
COL 0	 [FDCFDI+ FACFD2 1	(4.5.4.1)
Substituting the converter gain expressions (4.2.3.12), (4.3.2.16),
(4.3.2.17) and (4.4.3.41) into (4.5.4.1), the following formulation results:
FM	 1	 1 + sR4 C1
GOL ^ 2	 2 (C +C )a _
	
C C
	 GP
s +2{wos+wo 	1 3	 1 eR 1 3 l	 R14 C1+C3)
2
VC o (R Cs+l)1- D (L s+R ) + F 
Ves 1 
( Cs+D+l)
^DD' C	 RL a eq	 AC RLNp LSC
a2+2{wos+wo
+	 D	 (4.5.4.2)
with 
DR
 eq << 1, equation (4.5.4.2) is simplified yielding:
RL
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r
2
FMV OWO	 1	 -LP	 1 + sR4C1
aOL	 DD s 2+2G o•+wo1 	 + •R
(C14CPRIS
	C 
I 
C 
3
4 Cl*C3
DLe • - 1 + FACNSD • 2 + RLD + 2C w • + 2D ^
	RL	
RLNPwc	 LS	
o	 LSC
(4.5.4.3)
Equation (4.5.4.3) is the system op(n-loop transfer function in
general form. The expression will be further simplified in chapter six.
The analytical waveforms for the gain and phase response are
shown in Fig. 4.5.4.2. It is interesting to point out that the system
open-loop gain approaches a constant value and the phase delay
approaches zero as frequency increases to a high value. This character-
istic has made the current injected control unique in comparison with
any other type of control. High-gain, wide-bandwidth and stable operation
could be accomplished simultaneously. In the analytical model, the pulse
modulator gain is assumed constant with no phase delay. However, it is
pointed out in reference ( : j that the reduction of pulse modulator
gain together with an increase of :he phase delay was observed in
laboratory measurement. Having incorporated the non-constant gain and
phase delay o f piilae modulator model in the system open -loop character-
istic, the gain characteristic would carry a certain •lore and the
phase delay woull not be approaching zero.
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W4.5.5 Audiosusceptibility
Audiosusceptibility is the closed-loop, input-to -output response
for the do-dc converter. The sudiosusceptibility characteristic is
used to evaluate the rejectio►; rate of the propagation of a sinusoidal
disturbance from converter input to output. Figure 4.5 . 5.1 illustrates
the block diagram for the closed - loop analysis of the current-injected
regulator. The expression obtained by examining Fig. 4.5.5.1 is the
following:
Full 1 + FitFACFD2	 FDIFMFACFu21
	
vo(s)
	
_e	
A	 -	 A2
	
vi)	 1 + Fi1FACFD2 + FDIFMFDC	
( 4.5.5.1)
A	 A
in equation (4.5.5.1), the denominator can be expressed in terms of
the system open-loop response GOL . After substituting equation (4.5.4.1)
into (4.5.5.1) the following expression is given:
	
v (s)
	
F(A + F F F ) - F F F F
o	 ull	 M AC D2
	 D1 M AC u21
^— W	 (4.5.5.2)
	
Vi(s)
	
A2 (1 + GOL)
The general form for the closed-loop transfer function can be
expressed by substituting equations (4.2.3.12), (4.3.2.16), ( 4.3.2.17)
(4,4.,3.41) and (4 . 5,4.3) into equation (4.5.5.2).
	
(a)
	
NSD	 2	 r 2	 2	 VoNS ( 1
	
(a)	 NpD, wo (RCCs+l) s +2^ Qs+ o+ FMFAC RLN, LSC(RLCg+D+l) +
s 2+2 tws+ Wo 1
	 FIi AC^O oD	 ( DLo	 e
D'	 I + DILpRLC	 (RCCs+l) I	 s - 1^ (RLCs+l)
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 2	 2 -Cp	 14-8%Cl
	
A 2 +DD (s + 2Gwo s+w0	[DL(C1^3)R1S 1+s%1C 1C3	 R en
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 C1 3	 L
	F AC N S D
	 ^D'	 '+	
2 s2+ "L + 24w
0 s+L C 	 (4.5.5.3)
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Equation (4.5.5.3) will be simplified in chapter six.
4.5.5.1 Test Verification for Audiosusceptibility
The audiosusceptibility measurements are taken by injecting an ac
signal in series with the input voltage of the converter, accomplished
by injecting the perturbation through a transformer whose secondary
winding is in series with the supply voltage. Figure 4.5 . 5.2 demonstates
how the measurement technique is implemented.
Fig. 4.5.5. 3
 illustrates the gain curves for equation (4.5.5.3)
for the current -injected regulator. The analytical curves are
portrayed by the solid lines and the experimental result is
represented by the X curve.
4.5.6 Output Impedance
The output impedance is employed to measure the dynamic prrform-
ance of a switching regulator subjected to sinusoidal load disturbance.
A switching regulator with zero output impedance represents an ideal
voltage source. In d linear system, the output impedance is often used
to analyze transient response. 'When a switching regulator is subjected to
a small step-change in load, the output voltage normally varies only
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slightly. If the duty ratio is regarded as a constant during the load
transient, ' the linoar average model that characterize& the converter
at a given quiescent point remains valid. 124.25,26).
The output impedance of the converter is defined as the ratio
vo(s)
T (s ) , where io (a) is the sinusoidal disturbance at the converter0
output. The output impedance . cFtaracteristic of an open-loop regulator
usually has its maximum value at the output filter resonance frequency.
This undesirable result can be reduced by effectively designing the
feedback parameters of the control loop as will be shown in-chapter
six. The block diagram for the output impedance is illustrated in
Fig. 4 . 5.6.1.
Using Mason ' s gain formula or a block reduction method the ratio
v (s)i a) reduces to the following form:
vo (s)	 Fu12 (Q + FMFACFD2 ) - FMFACFu22FD1
i s)	 p (A + FM (FDIFDC + FACFD2))	
(4.5.6.1)
The general form for the output impedance transfer functions can be
evaluated by substituting equations (4.2.3.12), 4.3..:.16), (4.3.2.17).
(4.3.41), and (4.5.4.3) into equation (4.5.6.1).
Y
2	 2	
VONS RLCs+D+1 D
V0(s) 
RC(s +zls+z2w0 )[A+FMFAC RLNP
	
L8C	 + p,
i (s)	 F V w 2	 1+SR C	 DL0	 2 M O o	 -GP	 4 1	 (R Cs+l)	 e
+ DD'	 (C1+C3)R1S I1+SR4(C1// C3) 	C	 s-1
	V0NS 4	 DLa
-FMFAC 2 wo (RCCs+1)` s-1U' NP 	 rR—L
+ FACN S 2 (s2+
 N 4. 24w0  s +LDCRLNPwo	 S	 J S
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4.5.6.1 Test Verification for Output Impedance
Fig. 4.5.6.2 illustrates the method implemented to measure the output
Impedance. A voltage source with a one-hundred ohm resistor in series
stitutes the current source equivalent. Channel A reads the input
r	 disturbance current io , and channel B measures the perturbed response vo.
In generating the theoretical response, the symble 
RLOAD is used for the load
e	 impedance instead of RL. RRLOAD is defined by the following:
RLOAD - RL//101.0
	
(4.5.6.3)
The theoretical and measured response are shown together in Fig. 4.5.6.3.
The solid curve is the theoretical output impedance and the curve marked 'Y'
is the measured response.
f
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Figure 4.5.6.3Theary and measurement of the output impedance
characteristic.
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4.6. PERFORMANCE EVALUATIONS AND CONTROL DESIGN
4.6.1 Introduction
The stability and dynamic performance of the current-injected switching
regulator are examined. A critical look at the small-signal, open-loop,and
closed-loop responses allows for a qualitative and quantitative understanding 3
v
of the control-to-output transfer function *r0 , do open-loop response
vx
GDL , system open-loop characteristics GOL , and the close-loop behavior ;^ • 	 I
Vi
Also presented in this chapter are parametric studies on the behavior of system
responses by varying certain "key" control variables in the feedback loops.
These studies in turn egnerate information on how the ac and do feedback-
loops effect the stability, audiosusceptibility, andother important design
features. After collating all the above mentioned information, some design
guidelines are set forth for the do and ac feedback-loop parameters.
4.6.2 Discussion of the Control-To-Output Characteristic
Referring to equation (4.5.2.4), the following expression can be written:
Dl.
(s)	 F N 2	 (R CCs + 1) (Ree s - 1)v
o 	 P RL,P
w
 n	 L
vx (ri)
	 FACNS	 s2 + (2{ o + FP r ) s + wo2 (1 + Fp (D+1))
	
S	 D
where FPT 	 F +DD
•D ,	 RL F (1 f p)	 (4.6.2.1)
S
Equation (4.6.2.1) is reduced in the following manner, assume the second order
polynomial of equation (4.6.2.1) is represented by:
(s + a) (s + g) - s 2 + (a + S)	 s + a6
	
(4.6.2.2)
If a > > B then equation 4.6.2.2 yields the following approximation:
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{	 (• + a) (s + S) : • 2
 + as + a8
	 (4.6.2.3),
With the resulting spproximation,the second order polynomial simply factors
Into the following:
s + a a + 2cwo + FLRL
	
(4.6.2.4)
S
2	 D+1
	
wo 1 + FP 
D 
2	 (4.6.2.5)
2 rwo + FLRL
S
Substituting equations (4.6.2.4) and (4.6.2.5) for the second order polynominal
generates the simplified version given L,y,
^L
VOW 
-FPRLNpwo2	 (RCCs + 1) RLe s - 1	 (4.6.2.6)
v (s)
	 FACNS	 FPRL	 2 (	 D+1)1X	 s+2Swo+ L
	
•+wo 1+FP 	 2S	 D
2cw0 + FPRL
LS
The justification for the approximation is proven by substituting the
parameter values of the tested model into equation (4.6.1.6)
/ A
vo(s) - .021	
(s + 32.394K)(a - 47.873K)
vx(s)	
(s + 49.376K)(8 + 304.86)	 (4.6.2.7)
with a-49.376K and 8-304.86 0 a >> B, equation (4.6.2.6) is a good approximatiom.
The pole/zero plot for equation (4.6.2.7) is given in Fig. 4.6.2.1. For small-
signal analysis the power stage parameters are given in Chapter 4.5.
The control-to-output characteristic does not include the do feedback-loop
parameters and com-	 .ion network parameters: however,it does include the
.	 :.
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ac feedback loop parameters. The control-to-output transfer function consists
of two poles and two zeros. It is interesting to compare this transfer func-
tion with that developed at Caltech(following a different modeling approach)
which consists only of a single pole and single zero (20). Although these two
transfer functions are similar in the qualitative nature, yet there exists
an important difference Which can be illustrated by examining the asymptotic
curves of the bode plots. In Fig. 4.6.2.2, notice the dip in the gain
curve around 6KHz before leveling off as the frequency increases. This
second-order effect could become more pronounced with a greater pole/zero
separation. A similar effect can be seen in the phase plot of the
control-to-output expression. This second order effect is demonstrated
as the load parameter RL increases forcing the current to approach the
discontinuous mode; a noticeable change in the phase response of the
control-to-output response occurs. Fig. 4.5.2.3 illustrates the
control-to-output response for R L
 - 15Q. With RL
 - 40n the theoretical
and phase as shown in Fig. 4.6.2.4 definitely has a second zero which is
pulling the phase up. This second order effect around six to eight
kilohertz cannot be explained by a single zero/single pole system.
From the above discussion, one can conclude that the first-order
approximation may be valid for a given range of parameter values.
It however, cculd produce gross error under other parameter values
or operating conditions. •
4.6.3 DC Open Loop Characteristic and Compensation Network
The do open-loop response is simply the control-to-output response
multiplied by the do loop gain (F CC ). The model for FOC given by
equation (4.3.2.16) is a general integral-plus-lead/lag network.
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Illustrated in Figures 4.6.3.1 (a) and (b) are two commonly
used integral-plus- lead / lag networks derived from Fig. 4.3.1.1.
Fig. 4 . 6.3.1 (a) and (b) are quivalent do loop compensation networks.
The transfer function for compensation network A, as derived from the
generalized expression, is
^	 1 + sR4G2
f'P
	
1
FDC
	
	
R1 (C1 + C3) S 1 + sR,;C2 //C3 	(4.6.3.1)
A
_ 1 + eR4Cd
GP 
- R 1 C 1 a 1 + sR4C3
if C3<<C2,
Where(; * ( 1 + R3 +R3R1 i
and compensation network B can be 2moddled by the following expression:
R
_ GP	
1 + sC2(GP +RS)
FDCI	 R1 C1 s	 1 +7- sR5C2
B	 R1	 (4.6.3.2)
1 + SC
GP	 2 GP
Rl C1 s	 1 + sR5C2
'	 GP
if 	> > R5,
With network A the lead/lag corner frequencies are independently
adjusted by changing the capacitance values C 1 and C3 ; in network B the
R
same is accomplished by varying the resistive values 
GP 
and R5 . Neither
network has any particular advantage over the other. 	 For the discussion of
the do open loop characteristics network A is chosen.
Compensation network A has a single-zero /two-pole transfer characteristic
which provides an integral plus lead /lag compensation. Fig. 4 . 6.3.2 shows
the gain response of network A with respect to parameter variations in
resistor R4
 and capacitors C1
 and C3 . Capacitor C 1 alters the lead-
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Fig. 4.6.3.1. Current-injected control modeling approach.
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corner frequency. Larger values of C 1 generate a lower crossover frequency as
indicated by the arrow in Fig.4.6.3.2. Increasing R 4
 forces the mid-frequency
gain to increase while decreasing values of C 3 reduces the lag crossover
frequency. Similarly, increasing G P
 (or reducing R3 ) causes the overall do
loop gain to increase. The do loop response can be reshaped to any desirable
characteristic by varying these parameters. The relationship of the open do loop
characteristic to the closed-loop system response will be discussed in
section 4.6..6.
Using equation (4.6.3.1) as the expression for F DC , the do open-loop
response described by equation (4.5.3.2) is simplified as follows:
RI
DL
(R CC s + 1) (R4C1s + 1) ( RLe s - 1)
GDL ; CONST
F	
wo2(1 + FP2)
s (R4C 3s + 1) s + 2 two + L	
s + 2Cw + F Rt^L
S	 o	 P--i.
LS
(4.6.3.3)
F P o2GPRLNP
FACDD'R1CINSwhere CONST -
The pole/zero plot for the DC open loop transfer function with the converter
parameter values given in section 4.5.1 is shown below in Fig. 4.6.3.3.
4.6.4 System Stability and Its Interpretation
As discussed in section 4.5.4, the true system open-loop response'cannot
be experimentally measured, but the do open loop response can be measured.
In Caltech's modeling approach [201, the ac loop is lumped into the power stage
and a small-signal system model is derived which consists of a "new" power stage
and a do feedback loop as shown in Fig.4.6.4.1. While the do feedback loop re-
mains in its original form, the "new" power stage in effect incorporates both
the original-power stage and the current-injected loop.
z
5
-238-
mpg
I1
4
1	 ^	 ^
V1
I
0
R
i
Stage	 i
P	 I
d	 62(s)
Pulse
Modulator	 ♦ 	 Ivx Gl(s
Small si gnal model
Vo
ER
Fig. 4.6.4.1. Current-injected control modeling approach.
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Caltech's modeling approach was legitiu ►ate and was experimentally
verified. Nevertheless, the interpretation of the model has to be
exercised with great caution. It is obvious that the open loop response
of Fig. 4.6.4.1 is merely the do open loop characteristics of the original
system and not the true open-loop response since the ac loop is embedded
in the "new" power stage model. The effect of ooenIng the ac loop cannot be
examined using their model. To illustrate, Fig. 4.6.4.2 demonstrates a two-loop
system illustrated in a general block diagram fashion. 	 assume that the
loop containing H1 is the ac feedback loop and the loop containing H 2 is the
do feedback loop. The following transfer functions can be easily derived.
	
v0
	GH2
	
Close loop gain: vI	 1 + G H+ H2) (4.6.4.1)
Open loog gain
	 GA = G (H 1 + H2 )	 (4.6.4.2)
at A:
Open loop gain
	 GB s G H 2 / (1 + G H 1 )	 (4.6.4.3)
at B:
The system is unstable when the following Nyguist stability criterio.i
is satisfied:
G(H1 + H2 ) a -1
	 (4.6.4.4)
The left-hand side of (4.6.4.4) is identical to the open-loop gain at
point A. Examining equation (4.6.4.2), G A
 provides both the conditon
for stability, and information concerning the relative stability of the
system (the phase margin and the gain margin). Examining the open-
dc loop characteristic GB , only when G B
 - -1 is the condition for in-
stability as given in (4.6.4.4) revealed. Therefore, only at the point
of stability is the following expression valid:
GA=GBs-1
-240-
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Fig. 4.6.4.2. Generalized two-loop control scheme.
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If, however, one employed the open-mac-loop gain GB to investigate the
relative stability of the system (gain margin and phase margin) the conclu-
sions could be very misleading. The point becomes obvious if one examines
the dissimilarity of the open-dc-loop response vs. the system open loop
response as illustrated in Fig. 4.5.3.3 and Fig. 4.5.4.2, respectively.
In conclusion, although the system open loop response could not be
measured experimentally, it provides the only proper gray of measuring the
relative stability of the system via Bode analysis. It should be noted that,
the characteristic equation for system open loop and open-dc loop are,
however, the same i.e.
1 + GA - 0	 (4.6.4.5)
I+GB -0
	
(4.6.4.6)
Equation (4.6.4.5) and (4.6.4.6) are identical. Therefore the stability could
be examined via characteristic roots or eignevalues using either (4.6.4.5)
or (4.6.4.6).
4.6.5 System Open Loop Response
The system open loop characteristics can be examined by the small-signal
model, but experimental verification of that response is not permissible with
the control hardware currently used. The problem is due to the inability
to retrieve the ac-modulation-signal information from a "logic level"
signal produced by the output of the comparator in the error processor
with currently available instrumentation. The comparator output,
determined by the control inputs (switching current and the do error
voltage), is the only location where both do and ac loops can be opened
to examine the system response. To check the system open-loop character-
istics, the various gain blocks formulating the analytical expression
are examined via the control-to-output response and the do open loop
behavior. The e-pression for the system open loop response G OL as given
by equation (4.6.5.1) utilizes the compensation network "A: represented
by equation (4.6.3.1).	
-242-
4P
.
F	 '
GOL	 AH (FDC FDl + FAC FD2)
-GP
FIFO%
	
(Cl + C3
 R1 a	 1 + sR4C1
	DL
 a- 1^' DDT
	S2 + 2CWO s + 1 1 + •R4 (Cl "C	 RL
D'	 ,
F N D	 s2 + 
RL + 24W
	
s + LDC
+ AC S
	
S	 S
RLNP o2	 s2 + 2r o s + wo2	 ')
A unique characteristic of equation (4.6.5.1) is that the number of zeroes
is always equal to the number of poles regardless of the form of compen-
sation network used. Equation ( 4.6.5.1) has four poles and four zeroes;
but if the order of the system changes due to the addition of a pole or a
zero in the compensation network, the open loop transfer function GOL
will carry five poles and five zeroes since the second term of (4.6.5.1),
FACFD2A , has an equal number of zeroes and poles ( two zeroes and two poles).
This second order expression is determined solemnly by the power stage
and is independent of the form of the do feedback loop. Equation X4.6.5.1)
can be expressed in the following form:
FMFAC
VI
0NSR43	 s4 + as  + OS  + Ys + u
OL	 D'RCNP	
s(R4C3s + 1)(s 2 + 2Cw0S + w
,1)2 )	 (4.6.5.2)
where,
a R
LD' + 1	 1 _ NP GPRC
LS	 C3 R4	 NS FACR1
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r
	,n 
C -
I ^, - l - 1 + RLd + 2D
F RNC	 QL	 RC	 RL	 LC
	
AC1S^ ^ e	 41	 CC	 R 4C 3 L
S S
1	
^GPRLN P	 DL 2
Y n 
R4C 3Le R1CIFACNSD 
RC - RCC - R4C1 + 7
GPRLNPoo 2
u n FACDNsR1C1R4C3
In the general form,equation (4.6.5.2) is too difficult to factorize.
Possibly if bounds are given on parameter values, some simplification can be
done. Due to the complexity of the fourth order expro.a 4ion and not to
take from the generality, a parametic study of the system open-loop response
along with other system behaviors will be discussed in the next section.
Another salient feature of the system open-loop characteristic is
the gain which approaches a constant value at high frequency. A simplified
expression for the constant gain at high frequency can be attained. From
equation (4.6.5.2) assuming s -* m, equation (4.6.5.3) yields:
I
GOLFI410 S F A C
B 
-r CO n D' _ LNP
(4.6.5.3)
In reality, however, the gain is expected to decrease at high frequency.
his is because the pulse modulator gain can no longer be regarded constant
t such high frequencies. The analytical model presented here fails to
ake the high frequency effect of the pulst modulator into account. Due to
he complicated describing function modeling employed here, the pulse
odulation is simply represented by a constant gain.
-244-
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4.6.6 Parametric Evaluations
A parametric study is performed on the small-signal behavior of the
current-injected converter. 1'he purpose cf the parametric examination i_
to key on particular salient features of the control characteristics and
design strategy for the curre ,it-injected control. Due to the complexity
of each small-signal models, especially the audiosusceptibility and the
output impedance characteristics, the analytical expressions could nut be
simplified without a loss in generality. For this reason, parametric
study by ways of changing certain key design parameters including the
duty-cycle variation, ON , ac loop-gain, F AG , do loop-gain via GP and
11P
the do loop-gain via R4 are applied to the small-signal expressions. These
results can be used to establish design guidelines for the control loops
in order to optimize the regulator performances. The small-signal
characteristics examined are the following: control-to-output response,
do open-loop characteristic, GDL ; system open-loop characteristic GOL;
audiosusceptibility vC /vi ; and output impedance, zo.
4.6.6.1 Duty-cycle variation
Figure 4.6.6.1 and 4.6.6.2 demonstrate the control-to-output and do
open-loop response with respect to changes in the steady-state duty-cycle
ratio. As expected, an increase in the duty-cycle ratio forces the
control-to-output gain and the do open-loop gain downward.
As shown in Fig. 4.6.6.3 the duty-cycle has no drastic effect on the
z
a:
fi
Irk+	
i^
I system open-loop phase delay. Therefore, a wide variation in duty cycle
operation should not disturb the stability of the system. The duty-cycle
-245-
does have a more appreciable effect on the high frequency gain of the
system upen-loop response.	 The larger duty-cycle forces the crossover-
frequency to a higher value. Caution must be exercised when examining the
high frequency behavior eirace the accuracy of the model degenerates when
the modulation frequency approaches one-half the switching frequency.
The quality of the system's audionusceptibiliry demonstrates the
converter's ability to reject input noise. Figure 4.6.6.4 shows the lower
the duty-c;cle the better the audiosusceptibility. Intuitively thin is
understandable, because a lower duty-cycle allows a smaller percentage
of the total input noise to propagate to the output.
Similar effect is bhown when one exanines the output impedance
characteristic its a function of duty-cycle. The output impedance reduces
with the lowering of the duty-cycle as sho , m in Fig. 4.6.6.5.
4.6.6.2 Varia tion in ac loop gain
The ac-loop-gain block is comprised of a resistor, R sw , and a turn
ratio n, a current transformer in series with the power switch. FAC i RSW/ .n
In Fig. 4.6.6.6 the ac look gain, FAC , forces the control-to-output gain to
reduce for larger varies in Rsw /n. With either lower or higher FAC the
effect of two-pole/two-zero characteristic becomes more pronounced.
Examining the phase curve for FAC s 3.0, one notices the phase curve rises
after approaching -90°. This phenomenon will not be observed in the
simplified single-zer) /single-pole approximation with the present model,
a second zero in the left-half-plane causes the phase to rise after
reaching -90° -n d then the second pole cancels the LHP zero's effect
allowing the phase to continue downward to -180°.
Increasing the ac loop gain decreases the do open-loop gain as shown
-246-
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{	 in Fig. 4.6.6.7. The higher dc-open-loop gain, in general, results to
better closed-loop responses such as audiosusceptibility and output
impedance as will be discussed later.
Illustrated in Fig-4.6.6.8 is the effect of the ac-loop gain to the
system open-loop characteristics.
^,:. ac loop gain 
FAC 
has a very dominating effect on the
system open-loop characteristic at high frequencies and virtually no
effect at frequencies below the output filter resonant frequency. By
decreasing the ac feedback two of the system open-loop zeros move from the
LHP toward the imaginary axis. Further reduction in the ac gain results
in a complex conjugate pair of zeros as exemplified by the second-order
effect of the gain curve with FAC - 0.3. Continuing even further the
conjugate pair changes into two positive zeros. The open-loop phase
drastically changes when the zeros migrate to the right-half-plane. This
detrimental phase characteristic which approaches -360° has a very in-
desirable effect on the system stability. With positive zeros adding to
the phase, delay the phase margin is reduced to a negative value which
results to an unstable system.
•
	
	
The audiosusceptibility characteristic as a function of the ac loop
gain is plotted in Fig.4.6.6.9. The ac feedback loop provides an excellent
parameter to adjust the low-frequency response of the audiosusceptibility.
Since the passive filters in the regulator generally can provide adequate
attenuation of disturbances at higher frequencies, the lower frequency
range within, say, zero to ten-times the output filter resonant frequency
is the frequency range to control. For this reason the ac-loop gain will
play a significant role in optimizing the regulators ability to attenuate a
-247-
small-signal sinusoidal disturbance propagating from the regulator input
to its output.
For smaller values of FAC , the audio response reduces particularly
at low frequencies. The ac feedback gain can be reduced to the point
where second order peaking effect appears around 5-6 KHz. The second-order
peaking effect is caused by the emergence of two poles of the closed-loop
response into a complex-conjugate pair. This condition causes severe
degradation in the audiosusceptibility performance of the system. As
discussed earlier, the system becomes unstable under this condition. The
optimal condition for the audiosusceptibility response occurs when F AC - 0.6
prior to the occurrence of the two zeros forming a complex conjugate pair.
Similar effect is shown when the output impedance characteristic is plotted
as a function of FAC in Fig. 4.6.6.10.
4.6.6.3 PC loop gain variation v ia CP
CP contains the do gain resistor, R 3 , as shown in the following
expression:
('P	 1
1 + R3/ Rl + R3/R2
As R3 decreases, GP increases, forcing the dc-open-loop gain upward as
demonstrated in Fig. 4.6.6.11. The do open-loop phase is not effected.
Variations in GP have a significant effect on the low frequency end 	 7
of the system open-loop gain as shown in Fig.4.6.6.12. As GP approaches
its theoretical limit of one,the system gain increases. The second-order
peaking effect occurred around 30KHz exceeds the theoretical bound of the
model,since the model is only g-jod up to half of the switching frequency
(40KHz/2). Examining the phase characteristics of the system open-loop
in Fig. 4.6.6.12 no zero migration to the right-half plane is noticed as
-248-
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mentioned previously with a variation in the ac-loop gain.
Approaching the theoretical limit of GP improves the audiosusceptibility.
Again GP has a notable effect on the low frequency section of the audio.
Fig.4.6.6.13 shows .,25 db improvement over the range of GP. Therefore by
decreasing the do gain resistor, R 3 , the attenuation of noise from the input
to the output is improved.
Fig. 4.6.6.14 shows the output impedance characteristics as a function
of G P.
4.6.6.4 DC-loop gain variation via R4
The do-loop gain can also be varied by changing the gain feedback
resistor, R4 . But when R4
 is varied the corner frequencies of the pole and
zero produced by the transfer function, F DC' changes. Therefore, the
parametric study of R4
 has been constrained to only take in the gain effect
and not a shift the corner frequencies. This is done by holding the
expressions R4C1 and R 4 C 3 constant for any change in R 4 . Two sets of data
are provided for variations in R 4 . The first set varies R4 from IOM to
150KO while the second set examines variations of R 4 from 100M to 2MS.
Figure 4.6.6.15(a) and (b)demonstrate for an increase in R4 the dc-
open-loop gain increases. The phase does not change because the constraints
set previously inhibit the corner frequency of the compensation network
A	 from changing.
From Fig. 4.6.6.16(a) the variation in R 4 has no degrading effect on
the phase and affects the system open-loop gain only in the low frequency
range. Apparently, the variation from 10K to 150K of R 4 has a negligible
effect on the system's stability. As R4 is increased further (R4 -► 1MS2),
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two zeros migrate to the RHP forming a complex-conjugate pair and forcing
the phase to approach -360' instead of 0' as shown in Fig. 4.6.6.16(b).
This .drastic change of the phase has detrimental effect on the system
stability. In fact, for large R4 , the branch formed by R4C1 can be re-
garded as open circuit. Figure 4.6.6.17(x) shows the switch current wave-
form of the stable converter employing the set of circuit parameter
values given in Chapter 5, page 53. Figure 4.6.6.17(b) illustrates the
switch current waveform of the unstable system when the branch R 4 C 1 is
opened.
The effect of R4 to the audiosusceptibility curves is given in
Fig. 4.6.6.18(a) and (b). Notice as R 4 increases the audiosusceptibility
steadily improves until the two positive zeros are felt causing second-
order peaking in the high frequency range. The complex zeros in the RHP
eventually turn into real zeros. As R4 = 2MS2, the peaking effect is
no longer shown and the audiosusceptibility is greatly improved. Never-
theless, the system becomes unstable due to the excessive phase delay.
Similar characteristics are displayed for the output impedance curves
as shown in Fig. 4.6.6.19(a) and (b).
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Pig. 4.6.6.17(a)
	
Transistor collector-current waveform for a stable
system with R,C l branch. Vertical: IA/div.,
Horizontal: 20 ms/div.
(b) Transistor collector-current for an unstable system
when k 4 C 1
 is removed. Vertical: IA/div.. Horizontal:
0.1 ms/div.
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4.7 CONCLUSIONS
Modeling and Analysis of a buck/boost regulator employing the current-
injected (current-programmed) control le presented. The objective is to
examine the small-signal dynamic performance of the switching regulator
including:
e Open-loop characteristics and system stabil!.try.
e Closed-loop characteristics and audiosusceptibility.
• Response due to load disturbances and output impedance
characteristics.
e Features of the current-injected control and design guidelines.
In order to gain insights of the performance characteristics of
various parts of the switching regulator employing the current-injected
control, the regulator is modeled according to the three basic functional
blocks:	 power stage, error processor,and duty-cycle pulse modulator.
The power stage model presented in Chapter 4.2 consists of three inputs:
disturbances from the line v i ,; the loa.l io.and the duty-cycle control
loop d; and two outputs: the output voltage vo,and the switch current ip.
The error processor (EP) model as presented in Chapter 4.3 contains the do
feedback, current-injected loop and the compensation network. The EP
processes and compensates the signals from both the do and ac feedback
loops and provides the necessary error signal to the duty cycle pulse
modulator (PM). The PM takes the analog error signal from the EP and
converts the error signal into a series of pulse-width modulated duty-
cycle signals. Presented in Chapter 4.4 is the low-frequency model of the
duty-cycle pulse modulator employing the describing function techniques.
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In Chapter 4.5,the small-signal model for the power stage, the error
processor and pulse modulator, derived from Chapters 4.2,4.3 and 4.4, respec -
tively, are assembled. Employing this small signal model, the following
open- and closed-lcop characteristics are examined:
• The control-to-output characteristic vo/vx.
• The do open-loop characteristic. (The do feedback loop is opened,
while the current-injected loop is intacted.)
The oystem open-loop characteristics. (Both the do feedback loop
and the current-injected loop are opened.)
• The closed-loop input-to-output response - audiosusceptibility.
• The closed-loop response due to a load disturbance - output
impedance characteristic,
Lxperimental verifications are also provided for the above described
analytical models with good correlations.
In Chapter 4.6,various regulator open-loop and closed-loop performance
characteristics are examined in further detail..
	 Effects of various key
control parameters to the regulator performance characteristics are in-
vestigated. Features of the current-injected control are discussed. In
e
particular, comparisons are made between the results derived in the
current modeling and analysis efforts and the earlier works presented by
Caltech (which followed a different modeling approach).
Many interesting characteristics are unveiled upon careful exami-
nation of the small-signal model derived in this report. Among those
findings, the following ones are part'cularly noteworthy:
(1) The ac feedback loop is imbedded in the control- to-out)• ok
fer function which exhibits two-pole and two-zero chp 
tic instead of a single-pole single-zero. However, the two-pole
-275-
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two-zero transfer function can be approximated by a single-pole
single-zero transfer function without encounter ing gross errors
under most circumstances.
(2) When the system open-loop characteristic is examined with
both do and ac loops opened, the two-pole two-zero (or single-
pole single-zero approximation) characteristic ceases to
exist. In fact the system open-loop transfer function exhibits
astonishingly different characteristics. Very little resem-
blance can be found when one compares the open-loop character-
istic G  with the open-dc-loop characteristic GDL'
(3) The stability characteristic for the current-injected control is
quite unique comparing to other types of multi-loop control
systems[22,23]. The stability margin could extend beyond 90°
with very high cross-over frequency. The stability mf
the system is particularly sensitive to certain control para-
meter values. A positive zero could be observed in the open-
loop characteristic if the control paraueterc are not properly
selected.
s
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5.0 MAPPS DEMONSTRATION PROBLEM FOR VSTOL EMERGENCY POWER SYSTEM
5.1 INTRODUCTION
The VSTOL Emergency Power System is shown in Figure 5.1. A NirCd
battery source with an effective series resistance Re is processed by
a boost converter to provide the bus power for emergency use when the
generator failed. The battery voltage level depends on the number of
Ni -Cd cells connected in series, with the number yet to be determined.
The boost-converter power circuit consists of inductance L with winding
resistance RL, power switch Q, power diode 6, and output capacitor C
having an equivalent series resistance (ESR) RC. Since the losses in
the converter are supplied from the battery source, and since the con-
verter packaging weight (heat sink included) increases with converter
losses, it follows that the combined battery and converter mechanical-
structure weight becomes heavier if more converter loss is allowed for a
given output power. On the other hand, the converter component weights,
i.e., those of magnetics and capacitors, tend to diminish with more allow-
able losses. Consequently, for a given output power, there must exist an
optimum converter efficiency at which the combined system weight including
battery, packaging, and converter components, is at its minimum. The
essence of the optimization is to identify the battery voltage level
along with the detailed boost converter design so that the total system
weight of the battery and the packaged converter can be minimized.
The optimization effort starts with the identification of key oper-
ating waveforms of the boost converter as functions of line/load conditions,
+	 from which the voltage and current expressions are derived for all power-
handling components. These expressions are then used to formulate component
losses as well as other converter design constraints including input EMI,
output ripple, and the proper design of the inductor. The optimization
r,bjective of minimizing the system weight is then defined analytically.
t
•
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At this juncture, two approaches become possible. One is to rely on
an established nonlinear programming routine such as the SUMT (Sequen-
tial Unconstrained Minimization Technique) to numerically seek the
optimum design and the attendant minimum system weight. Two basic
variables in this approach are the input voltage to, and the switch-
ing frequency of, the converter. They are treated as unknowns,to
be determined along with other variables in a single, lame-scale
numerical optimization. A second approach, less ambitious and thus
perhaps more practical, breaks the single large-scale optimization
into many smaller optimizations. The two aforementioned variables are
given as known values, thereby greatly simplifying the problem and
allowing a closed-form optimum VSTOL design for all other variables.
Without resorting to nonlinear programming, optimum designs for other
sets of known input voltages and switching frequencies can then be
similarly calculated, from which the true global optimum corresponding
to a specific set can be identified among calculated optimum designs
by mapping the data of optimum designs for different sets of voltages
and frequencies. A decision was made to adopt the second approach to
the VSTOL system optimization, with the purpose of establishing an
alternate means to nonlinear programming in achieving optimization.
The chosen approach was successfully implemented, and closed-form
optimum system designs for any given set of input voltage and switch-
ing frequency were obtained. A computer program was generated to
perform the straightforward numerical calculations of the analytically-
derived closed-form solutions. A 3000-Watt, 0.5-hour emergency
application was used as a demonstration example. The closed-form
solutions, the computer program, ti ne calculated results and graphical
representations, the discussion and the conc%r ion regarding the
VSTOL emergency power s ystem. are presented.
5.2. CURRENT AND VOLTAGE WAVEFORMS
The relevant boost converter waveforms are given in Figure 5.2.The
power switch operates with an on-time TN and an off-time T F. 	 The
switching between the two time intervals are exaggerated in length for
both switch Q and diode D to illustrate for the switching-loss model-
ing to be formulated in a later section.
The power-switch current iQ and diode current iD are shown in figures
5.2A and 5.2B. The midpoint of each pulse current has a level of Ii. The
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average diode current is identical to the output load current Io. The com-
posite waveform of Figure 5-2A and 5-26 is given in Figure 5-2C which re.
resents the inductor current iL as well as the converter input current.
The average converter input current is therefore Ii. The difference between
iD and Io becomes the capacitor current iC, as is shown in Figure 5-2D.
The switch and diode voltage waveforms are given in Figures 5-2E and 5-2F.
5.3. BASIC VOLTAGE AND CURRENT EXPRESSIONS
Let the following designations be made:
D: duty cycle defined as (TN)/T
di: peak to peak ac component in the input current
F: switching frequency
iC: output capacitor current
iD: diode current
iL: input (or inductor) current
iQ: power-switch current
Ii: the midpoint pulse current shown in Figure 5-2A
L: inductance in boost converter
PL: total loss in the converter
P0: output power to the load
TN: on-time of the power switch
VI: input voltage to the converter
VQ: output voltage to the load
The following expressions can be formulated:
(iD)ave =_ Pa-	 (5-1)
,PO
-25Ii	
VO*(1-D)	
{	 )
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Figure 5.2	 Boost Converter Key Waveforms	 I
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(ip)ave . PO*D	 ( 5-3)
(iL)ave • I1 VT
	
(5-4)
di VI— F	 (5-5)
jVOW (I-D)	 -7zr
(iC)rms n [(Ii)2*(1-D) - (PO/VO) 2 3
0.5
 • - O	
0.5
*[	 -]	 (5-7)
J
Since the total input power (VI) (I1) is equal to the sum of output Po
and loss PL,
PO + PL	 Pte_	 (5-8)
From which one obtains:
1 _ D	 PO*VI
	
+	 (5-10)
Substituting (5-9) and (5-10) into (5-2) through (5-7) one has:
IiP--v P^
	 (5-11)
(iQ)ave - POOL-	 * [ 1 - P^^ ]	 (5-12)
--
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(iL)ave •P--..	 (5.13)
di n --L*F * [ 1 - -,^ PO+PL) ]	 (5.14)
(iL)rms n [(iL)
ave
 
+ (di)2]0.5 oj PP +PL_ 	 (5-15)
( i C) rats - PO * [ ^V * PO+PL 	 - 1 ]0.5	 (6-16)
5.4. FORMULATION OF CONVERTER LOSSES
Let: A - Cross sectional area of inductor core
AC, n Winding area per turn of inductor
BDC n Intended maximum do operating flux density level
ac flux-density excurston in the inductor core
C - Capacitance at output
F - Switching frequency
FC - Pitch factor of tnioctor winding
FW - Inductor core fill factor
L	 n I"nductance
N - Number of times used in inductor
RC n ESR of C
RHO - Reststivftr of i-nductor wilding
RI n Peak-peak allowable ripple at tife output
TDF - Fall tune of diode during swfitcKing
TOR n Rfse time of diode during swftc"
TSF - Fall time of power switch daring switching
TSR - Rfse time of power swftch during swttcfifng
r
-2@3-
VB • Forward base-emitter voltage of transistor
VD • Forward drop of the diode
VS • Saturation voltage drop of the power switch
Z n Mean length of inductor core
With these descriptions defined, the following losses can be formulated.
5.4.1 INDUCTOR LOSS
The inductor loss consists of copper loss and iron loss. Based on
the assumption of a toroid inductor and a square cross section for the core,
the copper loss becomes:
2
PLC	 (Ii) *inductor winding resistance
0.5
PO+PL ]2 * 4 *RHO * FC*N*A
AC
The iron loss per switching cycle can be expressed by the area of the
minor BH loop. Such a characteristtc Is shown in Figure 5-3. The flux
excursion, 0, can be expressed as:
0 n (VO-VI)*(1-D)/(N*F)
VO-VI *PO*VI	
, BAC * 
A	 (5-18)
*	 +
where	 BAC . VO-VI *P_	
(5-19)
The ampere- turns Ni' corresponding to the BK loop-width H of the inductor
core can be expressed as Ni-Hz, where K is normally expressed in oersteds.
Since H is a nonlinear fuc tion of the switching frequency F, it can be
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Figure 5-3
	
Inductor Case Characteristic
Shaded Area Represents Energy Loss Per Cycle
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4(5-23)
Since H is a nonlinear function of the switching frequency F, it can be
related to F as the following:
H • 0.089 * FO.6	 (For Permalloy powder core onl y )	 (6-20)
where H and F are in amp-turns/meter and hertz, res pectively. The loop
	 #1
width is 2 Ni, or
a j
2N1 • 2*H*Z
	
(5-21)
The iron loss becomes:
PLI n 2*(Ni) *O*F n 2*BAC*H*A*Z*F
	
(5-22)
	 lI
where (SAC) and H are given in 5-19 and 5-20, respectively.
The total inductor loss is therefore:
PL -PLC + PLI
where PLC and PLI are respectively given in (5..17) 	 !2).
5.4.2 POWER SWITCH
Losses in the transistor include the cone 	 loss, the base loss, and
the switching loss. The conduction loss PTC is:
PTC n I i *VS*D • PO 	 * vs * [ 1 - -yO PO*VI
	
(5-24)
Assuming a 10 to 1 base current drive, the base loss is:
PTB n 0.1 * Ii * D * VB n 0.1 *POOL * VBE * [ 1- PO * +I ] (5-26)
The switching losses during turn-on and turn-off can be formulated with
aid of Figure 5-2D.During turn-on, the voltage across the power switch
decreases from No + VD) to VS, and the current through the switch in-
creases from zero to [ ( PO+PL)/VI - (di/2) ]• Assuming the rate of
voltage or current change during the switching interval TSR is constant,
it can be shown easily that the turn-on switching loss is:
PTR - (1/6) * (VO+VD-VS) * ( P--°+^-P—L-- - -^--) *TSR *F	 (5-26)
During turn -off, the voltage across the power swftch increases from VS
to (Vo + VDj, and the current - decreases from [ (PO+PL)/VI + di/2 ]
to zero. Therefore, during swttcfiing Interval TSF, one has:
PTF - (1/6) * (VO+VD-VS)* ( P--^pL + d-- di	 * TSF * F	 (5-27)
Realizing the oppostte signs associated with the 012 term in ( 5-26) and
(5-27),one makes the simplifying assunptIon of equal TSR and TSF, and the
C`
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n PO— *-^Y_D -
 + (VO+VD-VS) P---^^P^  *(TDR+TDF)*F/6 (5-32)
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sum of switching losses becomes:
PTR + PTF	 (1/6)*(VO+VD-VS)*P- PL *(TSR+TSF)*F (5-28)
By su ming up (5-24)(5-25)and (5-28)the total loss in the power switch
becnmes:
PT • PTC + PTB + PTR + PTF
• P^PL_ U. PO^J
*(vs+0.1*VBE)+(VO+VD-VS)*(TSR+TSF)*F/6(5-29)
5.4.3 DIODE LOSS
The diode conduction loss is:
PDC • Ii * VD * (I-D) n PO * VD/VO
	
(5-30)
Essentially following the same derivation for the power-switch switching
loss, the diode switching loss becomes:
PDR + PDF n (1/6)*(VO+VD-VS) P* O+PL - * (TDR+TDF)*F (5-31)
The total diode loss is:
PD n PDC + PDR + PDF
5.4.4 CAPACITOR ,LOSS
The capacitor loss PC is:
PC  (iC)	 *RC n (^^-)2*RC*[V*	 PL -1]	 (5-33)
5.4.5 OTHER CONVERTER LOSSES
The total converter loss in the control circuit, housekeeping circuit,
wires and connectors is assumed to be 1.5% of the total output power, i.e.,
` ,01` n 0.015 * PO	 (5-34)
5.4.6 TOTAL CONVERTER LOSS
The total converter loss can be obtained by summing up (5-17),(5-22),
(5-29), (5-32), (5-33) and (5-34):
PL (PO+PL )2*4*RHO* FC*N*A.5
^^AC
+ 2 * VO-VI *PO*VI	
* 0.089*F I.6 *A *Z
P+-+-PL 	
O[1-	 *VI	 *(VS+0.1*VBE)+(VO+VD-VS)*(TSR+TSF)*F/6
+ P-- *
VO	 VI
 VD + (VO+VD-VS) * PO--O PL * (TDR+TDF) *F/6
+ (- PT
O ) 2 * [ VO*(PO+PL) - 11 * RC
+0.015* PO
	
(5-35)
With PO much greater than PL, very little error w%ll be induced if the
following simplifying approximations are made:
PO/(PO+PL) n 0.93
2	 (5-36)
(PO+PL)	 n 1.156 * P02
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F	 `
Substituting these aap:-oximaations into(5-17)and(5-19) eq.(5-32)becomes:
PL n PL1/PL2
where:
r,
PL1 - 4.624*RHO* --Xr --
0.5	 po
 * (-^--)2
 + (- - - -v$ )*(VS+0.I*VB)
+ -^	 *(VO+VO-VS)*(TSR+TSF+TDR+TDF)*F +P—W
2
+ (-W)* RC * (- Vr - 1) + 0.015 * PO
+ 0.165 * F0.6* VO-VI *VI *A * Z
PL2	 1 -V 	I *VBE _ VONV I
VO+V, VD--VS	
* (TSR+TSF+TDR+TOF) * F (5-37)
5.5. FORMULATION OF CONSTRAINTS
The following constraints are to be observed:
A
• The input current ac component most be limited to below
a certain peak-to-peak amplitude.
• The inductor should not operate in the saturation region.
• The output voltage ripple must be limited to below a cer-
tain peak-to-peak amplitude.
• The core must have sufficient window area to accomodate all
the windings.
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These constraints are formulated as follows:
1^ 	 a
r
9
5.5.1 PEAK-TO-PEAK INPUT AC COMPPAE_NT,
The peak-to-peak ac component has been expressed as di in eq1 5-14).
Let the maximum amplitude be specified as IAC, then,
IAC ;-^, i * [1 - P *VI	 ]	 (5-38)
5.5.2 BELOW INDUCTOR SATURATION FLUX DENSITY
This constraint specifies that at the peak inductor current, the
corresponding flux density in the core should be below a certain pre-
determined level, (BDC). Consequently,
N*A - L* IP/BDC ;0
IP - Ii + di/2 n P—VI + VI — * [1 - b^O+-PL ]	 (5 39)
where N and A are the turns and the area of the inductor core.
5.5.3 OUTPUT VOLTAGE RIPPLE
The peak-to-peak output-voltage r!pple is caused by two components:
the capacitive component due to the ampere-second processed by C and
the resistive component due to the ESR RC of C. It can Oe shown that the
constraint concerning the sum of these two components can be expressed as:
-291-
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RI ; (I1 + d1/2) * RC + PO*D/(2*VO*C*F)
RI > P-- I L—
 * RC + ^ * [1 - P2 	 3*(VIL + Pte)
Where RI is the peak-to-peak ripple specification. In actual design,
series-parallel combination of capacitors may be needed in order to meet
the voltage and ripple requirements. However, the product (
-RC * C) will
always remain a constant value regardless of the combination used.
For example, three different combinations of capacitors are given in
Figure 5-4-Capacitance C and resistance RC are associated with each in-
dividual capacitor. It can be easily proved that the equivalent RC
product for all three connections are identical, and are equal to RC * C.
Let this constant value be designated G for a given capacitor type, one
has:
RI > PO+PL ** 1
	 * C , PO*VI
	 *	 ^I*G
	
PO
VI	 + 2wr-	 YUNRUOU I  ( -T"r- +	 (S-.40)
m branches
n Capacitors
RC	
RC	 RC	 RC
Tc	 	 T c
RC	 RC	 RC
c	 c	 c
1
RC
c
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I
Time Constant
	
Time Constant
	
Time Constant
RC*C
	
RC*C
	
RC*C
Figure 5-4	 Different Capacitor r ,::.0jections with
identical time constant RC*C.
5.5.4 SUFFICIENT WINDOW AREA
Assuming a toroid core and a square cross-sectional core area, then,
for a mean length Z, the window radius will be (Z/(2*3.1416) - AO.5/2).
The window area becomes 3.1416*[Z/(2*3.1416) - A O.5/2]2 . This
area, multiplied by window fill factor FW, most be sufficient for all the
Inductor windings, which has a total area of N*AC. Consequently.
AO. 6 2N *AC I Tr * FW	 2
N AC%O.5
	Z	 AO.5
+	 < 0	 (5-41)
7r FW	
—Ir	 0
5.6. SIMPLIFICATION OF CONSTRArNTS FOR CLOSED-FORM OPTrmrZATMN
In equations (5-38) to (5-40), power loss PL is always associated
with an output power PO. Admittedly, PL is a highly complicated function
of many variables, as indicated in eq. (5-37). If one seeks a closed-
form optimization using the aforementioned constraints, the parameter
PL must not be treated in accordance with (5-37). Rather, and indeed
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N*A
	
L_ * 1.0VI 0 + Vim_ * (1 _ . 07*VO ) (5-43)
C t 1 * 1.07_*P1
	+ 2*F * (1_ .07*VO) *(V--L — + 4)3
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(5-44)
fortunately so, little error will be introduced to these constraints if
PL is given a reasonable numerical value, and used to derive variables
such as L. C. RC. N. A. etc. These known values can then be
substituted into(5-37)to represent a more precise PL. In essence, An
iteration of PL based on a reasonable approximation will be utilized for
the sake of enhancing closed-form optimization. Numerically, the iterative
approximation is justified by considering that from (5-38) to (5-40) 0
 PL is
always associated with PO in the form of (PO + PL)/P0, which is close to
unity due to the fact that PO is generally much greater than PL. For
example. a 10% error in assigning a numerical PL would only result in
about 1% error for (PO + PL)/"0. Consequently, the variables to be thus
obtained are only subjected to a rather insignificant error, which in turn,
will introduce only a relatively small error for the precise expression for
PL when the various variablesare eventually deployed in(5-37). Consequently,
a numerical PL n 0.07 * PO	 will be used in(5-38)to(5-41)in quest for
closed-form optimization, and equations(5-38)to(5-40)become:
L y VI*[1-VI/(1.07*VQ)1
	
(5-42)
.4
In eqs. (5-42) to (5-44), the terms IAC, BDC, and RI, Voltage VO. and
power F0, are specified parameters. Consequently, given an input voltage
VI and frequency F, both L, N*A, C, had RC can be determined numerically.
Substituting these values into (5-37) reduces it into the oillowing:
PL . KI*N*AO
---	 . S	 + K2 *A *Z + K3	 (5-45)AC
where constants K1, K2, and K3 are:
3
a
K1 • 4.624 * RHO * (PO/VI) 2 * FC_	 (5-46)
K2 • 0.165 * F O.6 * V -VI)*VI/(VO*A*N)	 (5-47)
+ P0U - + (-* 2)*RC*( Vj— -1)
K3 •-VT  
POte--)*(VS+0.1*VB)+ O TSR+TSF+TDR+TDF)*F*(VO+VD-VS)+0.015*PO
—75-48)
K4 • 1 _ VS+--	 +1*VBE _ V0— V^D-VS, * (TSR+TSF+TDR+TL'F)*F _ PO--VI	 (5-49)
5.7. BATTERY WEIGHT
In order to formulate battery weight, let the following parameters
be defined:
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-297-
n	 Number of Ni-Cd cells in series within the battery
RE	 Total effective resistance internal to battery
re	 Effective resistance of each cell, i.e.. RE-n(re)
T	 Anticipated emergency power utilization time
VB	 Battery voltage before the internal drop across RE
Vk	 Individual cell volt*ge. i.e.. VB-n(Vk)
With reference to Fig. 5-1.
VB n VI + P-- ZPL 	* n k re n n *Vk
n- 
* [ 1 - re * PO+PL -1
el VI
The total powtr drawn from the battery becomes
PB n PO+PL+(PI )2 *n* re
(5-50)
n PO + PL + PO+PL 2 * re * [ 1 _ PO+PL *ree l 	(5-51)
The voltage required from the battery is:
VB n PB/Ii n 
VI + PO+PL * re * [1 _ 	 PO+PL`*re ,-1
Vk	 VI*V
n VI + 0,`0_ 1k*
_VI _ * [1- 0.0---- 1^ ] -1	 (5-52)
(see sq. (5-56) later)
FThe battery ampere-hour capacity required is:
AH	 VI*m —•
m a 1.0 for Tel
m n 0.9 for Tn0.5
(5-53)
where m represents the reduction of cell capacity due to more than 1C discharge.
Using the General Electric Ni-Cd Handbook as a reference, the individual
cell weight is essentially a linear function of its ampere-hour (AH) rating.
Let Wk be the individual cell weight, then,
Wk K * AHKIT--p^—
	
(5-54)
where K ,u 42 grams/(amp-hr) for Ni-Cd cetts. Combining(5-50)and (5-54)
the total battery weight is therefore:
WB n n * AK*T—gT *PB	
* [1- PO+PL *red-1
	
(5.55)
•	 1
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Sinc e: it is a,av known that resistance (re) is inversely proportional to
the cell size, and is within a range of 10 - 15 millivolts per C rate of
discharge, one has
re Y 0	 *Va	 (5-56)
Substltuting(5-56)to(5-55)glves the total cell weight as:
m
The total battery weight is greater than the cell weight by an amount
depending on battery packaging. with the difference likely to increase
with the number of cells used in series. Modeling the packaging weight by
by n0.02. the battery weight becomes:
WB	 K*T'PB	
* [1 _ 0.015*m* (PO+PL)^ 	 - 1 * n0.02	 (5-57)
m*VK 	 Vk*PB
5.8. OPTIMIZATION OBJECTIVE FUNCTION
As previously stated, the objective of the optimization is to minimize
the weight of the battery-converter system shown in Figure 5-1-The total
system consists of the following three weight contributors:
e Converts : magnetic and capacitive components
e Battery
e Converter mechanical structure incorporating thermal design
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5.8.1 CONVERTER COMPONENT WEIGHT
The converter magnetic weight is:
WM n 4 * FC * AC * DC* N * AO -5 + DI *A * Z
	 (5-58)
where these parameters were all defined in Section 4, with the two terms on
the right hand side of(5-58)representing copper weight and iron weight of
the inductor, respectively. The converter capacitor weight is:
WC - KCAP * C
	
(5-59)
where KCAP is a constant expressed as grams per microfarad of capacitance
for a specified capacitor type ind voltage rating at a prescribed temp-
erature. For this application, foil-tantalum capacitor is tentatively
chosen. Taking into consideration the 400V rat-Ing required to pro-
vide a proper derating for a 270V working do voltage, the KCAP for this
application is taken as 3 grams /microfarad. From (5-58) and (5-59) the
total converter component weight becomes:
WCON - 4*FC*AC*DC*N *AO.5 + OI *A*Z + KCAP*C
	
(5-60)
5.8.2 BP T 'ERY WEIGHT
The battery weight, WB, was defined in (5-57).
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5.8.3 CONVERTER MECHANICAL STRUCTURE WEIGHT
For the first order of approximation, the converter mechanica'
structure weight, taking thermal design into consideration, is assumed
to be directly proportional to the converter output power PO and loss PL.
WP n KMEC*PO + KTHE*PL
	
(5-61)f
KMEC and KTHE are proportionality constants. For this application, KMEC
is estimated at 5 grams/watt, and KTHE at 10 grams/watt.
5.8.4 OPTIMIZATIOP OBJECTIVE FUNCTION
The objective function "OBJF" is the sum of egs.(5-57)(5-60) and
(5-61). Analytically,
OBJF n WB + WCON + WP a WT
K*T* PB	 *	 0.015*rt.* PO+PL	 -1* 0.02
+ 4*FC*AC*DC*N*A0.5 + DI *A*Z + KCAP*C
(5-62)
+ KMEC*PO + KTHE*PL
Strictly for convenience, the parameters in(5-62)are clarified again as
follows:
Y
K	 Proportionality constant between individual cell weight
and its ampere-hour eating (42 grams/ampere-hour).
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KTHE: Weight constant for thermal design (10 grams/watt of loss).
T	 Anticipated emergency power utilization time (hours).
PO	 Required emergency output power (watts).
PL	 Converter losses (watts).
m	 Cell capacity reduction when discharging more than 1C. where C in amperes
is equivalent to the ampere-hours rating of the cell.
For a half-hour discharge application, mn 0.9.
Vk	 Individual cell voltage (volts, 1.00V for a Ni-Cd cell).
FC	 Winding pitch factor (assumed to be 2.0).
AC	 Inductor winding area (square meters).
DC	 Conductor density (8900 kg/m 3
 for copper, or, 8.9 x 106 g/m3)
N	 Number of turns of the inductor winding (dimensionless).
A	 Cross-sectional area of inductor core (square meters).
DI	 Core density (7800 kg/m 3
 for iron, or, 7.8 x 106 g/m3)
Z	 Mean core length (meters).
KCAP: Weight constant for capacitors (3 grams /microfarad).
C	 : Output capacitance (microfarads).
KMEC: Weight constant for mechanical structure (5.0 grams/watt
of converter output power).
Having clarified these parameters, they can be catagortzed as follows:
e Specified system requirements: T, P0, m.
e Given cell characteristics: K, Vk.
e Assm-.ed constants: FC, DC, DI', KCAP, KMEC.
e Previously calculated parameter: C (see eq. (5-44).
e Unknowns : PL, AC, 1, A, Z.
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'	
4
i
' 	 Separating (62) into known and unknown terms, one has:
WT 
0 [K*T*nP0*n.02[1-.015*m* PO+PL ]-1+ KCAP * C + KMEC*PO]
*Vk	 --	 -
• 	 CK*T*n0.02(1-.015*m, PO+PL+	 )-1+ KTHE] * PL
+ 4*FC*AC*DC*N*AO ' 5 + DI*A*Z
WT n [CONST 11 + [CONST 23*PL + 4*FC*AC*DC*N*A O ' 5 + DI*A*Z
(5-64)
where CONST 1 and CONST 2 are two constants representing, respectively,
the quantities in the two square brackets on the right-hand side of (63).
It is recalled that PL of(5-63)wais expressed as a function of the other
unknowns in(5-45). CoMining(5-45)and(5-64)and simplifying the result-
ant equation, one has:
WT - (CONST 1 + K3 * CONST 2)
+ CONST 2 * K1 * N *AO'5/AC
+ 4*FC*DC*AC*N*AO ' 5
 + (DI + K2*A*Z*CONST 2)
( 5,651
where Kl, K2, and K3 were given to (5-46) to (5-49). Equation (5-65) is the
objective function to be optimized. The unknowns in (65) are N. A, AC,and Z.
For simplicity in programming, (PO+PL)/P5 in(5-63)is treated as unity.
5.9. REVIEW OF OPTIMIZATION CONSTRAINTS
It is recalled that fn Section 5,5 there were four constraints.
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For a given VI and F, one constraint concerning the input current ripple
resulted in the numerical identification of inductance L in(5-42). Another
constraint regarding the output-voltage ripple made possible the design
K
	 for the capacitance C in(5-44). The two remaining constraints on core
window and output ripple are listed below for convenience:
( N_* ABC _) 0.5 _	 +	
0.5
—	 0	 (repeat of (5-42))
f,
N*A I^ P--	 (repeat of (.5-43))
Here, the known parameters are:
FW	 Core window fill factor (assumed 0.35).
BOC	 Maximum operating flux density (0.35 Weber/meter 2).
L	 Inductance in Henries as calculated from the equal
sign of (5-42).
VI	 Converter input voltage in volts.
PO	 Converter output power in watts.
F	 Converter switching frequency in Hertz.
IP	 . Peak inductor current in amperes defined in eq. (5-39).
The unknowns are N, A, AC, and Z, which are the same ones in(5-65). Notice
that the permeability of the inductor core has yet to be defined. The
reason for this seeming remission is that it is really not an independent
variable;
Permeability - U n LL*- Z
	
(5-66)
N *A
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5.10. CLOSED-FORM OPTIMIZATION SOLUTIONS
Concisely stated, for a given set of VI and F, the purpose of this
optimization is to identify all variables N, A, AC, and Z such that eqs.
(5-41 ) and (5-43)can be satisfied, and concurrently the 08JF of eq. (5-65)
can be minimized. The identification of these variables numerically
defines the part i cular power loss PL per(5-45)that will result in a
minimum emergency power system weight for a given set of VI and F. The
calculation can be repeated for other sets of VI and F, from which the
global minimum for one particular set of VI and F can be numerically
obtained along with the specific PL corresponding to this set. Substit-
uting these values into(5-52)and(5-53)will then yield the optimum bat-
tery voltage level VB and the precise minimum battery ampere-hour rating
AH.
For simplification purposes, let
KA - CONST 1 + K3 * CONST 2	 (5-67)
KB - K1 * CONST 2	 (5-68)
KC - 4 * FC *DC
	
(5-69)
KD - DI + K2 * CONST 2 	 (5-70)
KE = L * I  / BDC	 (5-71)
r	 KF - (a'* FW) -0.5	 (5-72)
KH n 0.5	 (5-74)
x , A0.5	 y n N0.5 	
v n (AC) 0.5 	 t	 Z	 (5-75)
Then, equation(5-65)becomes:
WT n KA + KB * - x + KC * -xy2v2 + KD * x 
2 
z	 (5-76)
v
Equations(6-41)and(5- 43)become:
KF*yv-KG*z+KH*x 4 0	 (5-77)
,,2y2 - KE > 0	 (5-78)
Using the method of Lagrange Multipliers, the optimization function h
(x, y, z, v) becomes:
h(x,y.z.v) n KA+K.9*y 2 xv -2+KC*xy2v2+KG-,x2z-((x2y2 -KE)- #B(KF*yv-KG*z+KH*x)
where a and S are the Lagrange Multipliers.
	
ah . KB*y2v ` + KC*y 2y2 + 2*KD*xz -2* d *xy2 - 8 *KH n 0	 (5-79)
ax
ay n 2*KB*Y
xv-2 
+ 2*KC*xyv2 - 2*d *x 2y - /3 *KF*v n 0
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I	 H
I
Ia h 
n KD*x2 + 0 *KG n 0	 (5-81)
a h - _2*KB*yxv -3 + 2*KC*xyv - A *KF n 0,	 y 0 0	 (5-82)ev
The six equations, (5-77) to (5-82), can be used to solve for the six variables,
X, y, Z, v, a'atld d:
n *l*IP*FW	 0.5 -1N	 (	 )	 *s	 (5-83)OUR
A 
n ( 7r *I
^AF— 
) 0.5* S	 (5-84)
Z u 2*T*( 7* '^*A0.25* ( S^ 0._5- + 5 -0.5 ) 	(S-5)
U 
n 2* _ * (r` 
AC ) 0.75 *
 ( BDC_ ) 1.25 * L-0.25*S * (S 0.5 +5-0.5)(5-8ti)
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AC [ -b + b;-4*a*c 0.5 ,0.5• 
AC<(C^
^'2 * KI	
0.5	
(5.87)
S , FW*[KDI + KMONS L - 4*FC*DCl	 0	 (5-88)
a - 12*FC*DC*(4*FC*DC - DI+K2*CONST2	 (5-89)FW
b - CONST2*K1* (DI
	
NST2	
- 24*FC*DC)
	
(5-90)
c n 3 * (K1 * CONST 2)2
	
(5-91)
Values thus obtained for N, A, Z, and AC can be used in eq(5-45) to
numerically determine the power loss PL.
K _-
5.11. APPROACH FOR OVERALL OPTIMIZATION
At this juncture it 1s perhaps worthwhile to review briefly what
has been accomplished. First, one has to realize that the optimization
study so far has been predicated by a given set of VI and F. Based on
such a given set, the progression includes the following:
a
• The numerical identification of inductance L
through eq. (5-42).
P	
• The numerical identification of capacitance C
through eq. (5-44).
• The detailed design for inductance L through
egs.(5-83) to (5-91). Details include N, A. Z,
and AC.
• The determination of loss PL through egs.(5-45)
to(5-49). Such a PL will give a minimum total
system weight.
• The battery voltage VB can be found from eq.
(5-52).
• The battery ampere-hour rating AH can be found
from eq. (5-53).
• The minimum total system weight is prescribed
by eq.(5-64).
It is iterated that the minlmw,, weight of (5-64) applies only to the given
set of VI and F. Different minimum weights corresponding to different sets
y
	
	 of VI and F can be similarly generated. By plotting this weight as a
function of F, with VIas the varying parameter, a family of curves can
be displayed to identify the global minimum for one specific set of VI and
La
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F. The global minimum represents the optimum design for all battery
and converter parameters, and the corresponding battery voltage level
can be determined from the specific VI,
5.12.
	
COMPUTER PROGR4M FOR DESIGN OPTIMIZATION CALCULATION
The foregoing design optimization equations are transcribed into a
computer program for numerical processing. The program is given as
Appendix K. A total of 28 parameters are given to the program in
statements 2200 to 2230. Their corresponding numerical values are
provided in statements 2000 to 2030. For a cost-effective program,no tol-
erances are assumed for these parameters as was indicated in statements
2100 to 2130. The program is designated as "VITOL" in 2300. The
output data of the design optimization program, as specified in 2400,
include the following:
L	 : inductance in henries
C	 : capacitance in farads
RC
	
equivalent series resistance of C in ohms
IP
	
peak inductor current in amperes
N
	
number of turns of L
A
	
cross-section area of the core for L in meter 
Z
	
mean core length in meter
U
	
core permeability in gauss/oersted
AC
	
winding area per turn in meter 
PL
	
total converter loss in watts
PLC
	
copper loss of inductor in watts
PLI
	
iron loss of inductor in watts
PM
	
total inductor loss in watts
PT
	
total loss of transistor switch in watts
PD
	
total diode loss in watts
PC
	
total capacitor loss in watts
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.
}
to
F"
P	 : Other converter losses in watts
NB	 : number of cells in series
VB	 : minimum battery voltage near end of discharge
in volts
WN	 inductor weight in grams
WP	 : converter packaging weight in grams (excluding
power components)
WC	 : converter component and packaging weight in grams
WB	 : battery weight in grams
WCON : converter weight in gram
WT	 : total power system weight in grams
AH	 : ampere-hour capacity required of the battery
From statements 3000 to 3064, the program essentially reproduces the
various equations presented in the text, with the following corresponc-
ences:
Statement in Program	 Equation in Text
3000	 5,.42
3002	 5-44
i
3004	 RC*C n G
i	 3006	 5-49
3008	 5-46
r
	
3010	 5-43
3012	 5-47
3014, 3016, 3018	 5-48
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t3020 CONST 1 of (5-64)
3022 CONST 2 of (5-64)
3024 5-89
3026 5-90
3028 5-91
3030 5-87
3032 5-88
3034 5-39
3036 5-83
3038 5-84
3040 5-85
3042 5-66
3044 5-45
3045 5-17
3045 5-q0. 5-56
:047 5-19
3048 5-52
3049 5-18.5-19 5-20, 5-21, 5-22
3050 5-58
3052 5-59
3053 5-65
3054 5-23
3056, 3058 5-29
30610 5-32
3062 5-33
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*	 I
3064	 a-34
3066-3200	 Printout speci
4
The numerical inputs to the computer ar^ liven as follows:
V: AO ISO 0 TuR N . t SE-0a
F Al 5000 0 TDF IS .'5E-0d
VO A2 2:0 0 RNO se .17:8E-
PO 43 3000 0 FC R7 2
T A4 .3E+00 0 FU 13 .35E+00
0 AS .106E-04 0 BBC 89 .35E+00
IAC Ab 4 0 K CO 42
RI 47 6 0 M C1 .PE400
VS A0 1.9 0 VK C2 1
VIE 49 1.2 0 KCAV C3 3
VD j0 1s2 0 KAEC C4
el 11 3.1416 0 PC C3 6300000
UP 02 .35E - 06 0 DI C6 730400
T=F 13 .35E -06 0 XTNE C7 10
0
0
0
0
0
G
0
0
As previously outlined, a set of VI and F will be assigned for each
computer run, and the corresponding printout represents the optimum-weight
design for that particular set of VI and F.
t
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5.13. COMPUTER PRINTOUTS
A sample printout is shown in Figure 5 -0. mc uYwraman6ivnsu 6wen6y-
parameters are printed under the heading of `'X-AXIS", and their numerical
values under "OUTPUT". Since tolerances have not been given to the pro-
gram, the number "0 8 will appear under "+ TOL" and "- TOL", and the lower
a
limit "- LIM" and upper limit "+ LIM" will exhibit identical numerical
values as those displayed under "OUTPUT".
A summary of arguments and tolerances accompanies each printout. For
example, in the sample printout the output voltage VO is designated A2,
and has a specified value of 270V with zero tolerance. The particular
run is based on an input voltage VI of 15OV, switching frequency F of 10
kHz, output power PO of 3000W, and power utilization time T of 0.5 hour.
(See underlined portion of Figure 5-5).The total optimum system weight,
WT, is calculated to be 103.9 kilograms.
Computer printouts for other sets of Vlo F, P0, and F.
VI n 25,  50 , 100, 150, 200 V
F - 5, 10, 20, 30, 40, 50, 100 kHz for each VI
PO - 3000W
T - 0.5 hr.
•
The calculated results for total system weight WT are prAsented in Figure 5-6.
A family of curves showing weight versus frequency, with the input voltage
as the varying index, are plotted. These results will be discussed in t,le
next section.
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5-14. DISCUSSION OF CALCULATED RESULTS
The following observations can be made based on Figure 5-6:
1. The weight vs. frequency curves generally exhibit U-
shape characteristics, with the shape more pronounced
at lower input voltages. Within quite a wide fre-
quency range, from 20 to 60 kHz, the total system
weight is relatively constant for a given input voltage.
r
2. For each frequency, the weight reduces with an increase
of input voltage. The weight reduction is most pro-
nounced for voltage increments at lower VI's. The re-
duction becomes diminished for voltage increment at
higher VI's, For example, at 30 kHz, a 16 kg reduction
is realized when VI is increased from 25 to 50V. The
corresponding reduction is only 4.5 kg for a 100-to-200V
increase.
These observations are discussed as follows:
THE U-SHAPE WEIGHT VERSUS FREQUENCY
The U-shape weight versus frequency can be understood by plotting
the corresponding loss versus frequency and weight distribution
characteristics for all power components including the inductor,
capacitor, transistor, and diode, which are part of the computer
printouts. These characteristics are shown in Figures 5-7 and 5-8.
It is clear from Figure 5-7 the loss versus frequency curve also
exhibits the U-shape. The diminishing total loss at lower fre-
quencies fs caused by the copper loss of the inductor, which
decreases as frequency increases due to the smaller inductor
size for a given source-current ripple requirement. The increasing
-317-
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total loss at higher frequencies is caused by the higher switching
losses associated with the transistor and diode switches. The op-
posing loss trends for the inductor and the semiconductor switches
as a function of frequency leave a minimum total lob: in the 10 -
30 kHz frequency range. The weight profiles shown in Figure 5-8 is
directly influenced by the corresponding losses. A monotonically
reducing inductor weight as a function of frequency is argumented
by increasing weights from both the battery and the converter pack-
aging, thus explaining the aforementioned U- shape. Since the in-
ductor losses and the semiconductor switching losses are mort pro-
nounced when the input voltage is low and the corresponding rms
and peak current in the inductor as well as the semiconductors are
high, the U-shape is also more pronounced at lower input voltages.
The opposing trends of weight versus frequency for the inductor and
the battery plus converter packaging leave a relatively constant
total system weight in the middle frequency range, from 20 to 60
kHz.
WEIGHT REDUCTION WITH INPUT VOLTAGE
The converter loss and battery internal loss are much higher at
lower input voltages. Consequently, greater weight reduction can
be realized in all system components including magnetics, capacitors,
battery, and converter packaging when a given voltage increment is
added to a lower input voltage. As the loss-related system weight
diminishes, the battery and converter packaging weights, which
are constant functions of the output power, become dominant in their
weight contributions to the system. Consequently, little weight
saving can be realized by increasing VI when the efficiency gain is
no longer an important factor. This fact is amply substantiated by
curves exhibited in Figure 5-6, where the weight reduction from V1-
ON to VI . 200V is rather meager.
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5-15.	 IMPACT OF DIFFERENTiCORE MATERIAL ON TOTAL SYSTEM WEIGHT
In the analysis presented so far, the inductor core is assumed to be
made of the molypermalloy powder material to achieve a minimum core
loss, with an operating flux-density limit of 0.35 weber/meter2.
However, in view of the high ration of copper loss PLC to core loss
PLI,it becomes apparent that a different core material with a higher
operating flux density level will result in saving of total system
weight even though the attendent core loss will be higher. A Cut-C
core of Deltamax (orthono`) laminations, with a conservative flux-
density limit of 1.2 wever/meter 2
 is selected to replace the power
core in the computer run to assess its impact on the total system
weight. This change is accomplished in the computer program through
the following program edition:
1050 DA 7A .3,.41..9.	 1.3,3.0. +'c o,%.i3 E6	 'J
2030 DATA 1..42..9,
	 1,3,5,3.9E6,,'.9E6.10
c.3012
o0i2 (0=.165*A1".o0«%A2-AO)+A0/Y3/AZ;YS
301: Y6 = 4.64*A1".26 .0(A2-A0)*AO/O/ A2/15
E.3049
3049 X1=2^4X0+.089*A1".6Q?-vK0•A1
ji 49 X1 = 2 4 "0 42.604A' .:0^19tf;0tA1
The flux density BDC in statement 2030 is changed from 0.35 to 1.20.
The core-loss description in statements 3012 and 3049 are also changed
to reflect the core-loss profile of the new material.
	 uns were executed.
A weight versus frequency plat is given in Figure 5-9. Comparing the
curve for a given VI in Figure 5-9 and Figure 5-6. it is clear that a 10
kg weight saving is accomplished for VI-25V when BDC is increased from
0.35 w/m2
 to 1.2 w/m2
 that the U-shape of weight versus frequency is not
as pronounced at the low frequency end of Figure 5-9 as that of Figure
5-6. For a given VI, the inductor weight saving as a result of a higher
frequency is less in Figure 5-9 in relation to that in Figure 5-6.
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5-16. Justification For All Input Parameters
Justifications for numerical values of all input parameters
to the computer are given in Appendix K- These parameters
are defined in the previous sections,
5-17.  CONCLUS ION
From analysis presented in this report, the following design-related
conclusions can be made regarding the VSTOL emergency power system:
1) As expected. the total system weight reduces with the
converter input voltage. However, a level of diminish-
ing return is soon reached for VIA IOOV.
2) For a given watt-hour rating, connecting more cells in
series to effect a higher battery voltage is more costly
than connecting fewer series cells. In view of the
significant weight saving that can bE realized by raising
VI from 25V to 30V, and the rather meager weight saving
that is realizable by using a higher-than-100V input
voltage VI. it is recommended that the battery voltage
VB be set within a 50-100V range.
3) Depending on the required output power P0, which deter-
'	 mines the power-switch current for a given VI, a 25V
battery may be used in smaller power applications, e.g.,
PO ! 1000 W.
I
4) With the present availability of power switches and
magnetic core materials, the total system weight WT
for a given VI stays nearly constant within a wide
frequency range. The range covers from 20 to 60 kHz
in Figure 5-6 and 15 to 40 kHz in Figure 5-9. A recommend-
able operating frequency is in the vicinity of 30 kHz.
5) For a core with BOC-1.2 weber/meter 2 , the optimum
system weight in kilograms can be read from Fiy^jre
5-9 as follows for PO-3 kw and T-0.5 Hr:
II
Switching Frequency (kHz)
5
10
20
30
40
5J
100
Weight	 kg)
VI . 25V 50V 100V 150V
127kg 113kg 105kg 102kg
121 109 103 101
118 108 103 101
119 108 103 101
121 109 103 101
123 110 103 101
1 1.1 .1 115 106 103
6) The use of higher flux-density core t;,aterial reduces the in-
ductor copper loss by an amount much greater than the atten-
dant increase in core loss, thus reducing the total system
weight.
7) While the impact of core material is not to be overlooked,
the major weight contributor in the system is the battery.
Except at very low frequencies (5 kHz), the batter y gen-
erally is responsible for more than 80% of the total sys-
tem weight.
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I6. CONCLUSIONS AND RECOMMENDATIONS
The Modeling and Analysis of Power Processing Systems (MAPPS)
Project has developed the mathematical models and computer software
program to perform the calculation for Buck, Boost, and Buck-Boost
DC-DC Converters in order to determine:
• Performance Analysis
• Design Optimization
A computer-aided discrete time domain modeling and Analysis
technique for Performance Analysis has been presented which is
applicable to all types of switching regulators using any type, of
duty cycle controllers and operating with continuous, as well as
discontinuous, inductor current. State space techniques are employed
to characterize coverters Exactly by the nonlinear discrete time
domain equations in vector forms. Newton's iteration method is
employed to solve for the exact equilibrium state of the converter.
The system is then linearized abn oit its equilibrium state to arrive
at a linear discrete time model. The stability nature and transient
responses are studied by examining the eigenvalues of the linear
system. Changes in eigenvalues due to system parameter changes can
be plotted in the complex z-plane yielding an excellent design tool
very similar to conventional root-locus plots. The analysis is also
extended to determining the frequency related performance character-
istics such as the closed loop input-to-output transfer function used
to determine the audiosusceptibility of the converter. The modeling
and analysis approach makes extensive use of the digital computer as
an analytical tool, replacing highly complex and tedious analyses by
numerical method and making automation in power converter design and
analysis possible.
4
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16. CONCLUSIONS AND RECOMMENDATIONS (Cont'd)
In addition to its particular utility at analyzing high-frequency
control-loop related phenoinena, the analysis also serves as a useful
design tool which provides design guidelines for such important control
parameters as the do loop gain, the ac loop gain, and the R-C compen-
sation network of a two loop converter to optimize its transient
response and to stabilize the system.
To those working with switching regulators, converters, and systems
comprised of these equipment, certain design and analysis intricacies
invariably make themselves felt throughout the equipment and system
design and development stages. Empirical and intuitive reliances often
intercede with the designer's desire to be "more scientific" and his
commitment of being "on schedule". Handicapped by a general lack of
established modling, analysis, design, and optimization tools, it has
not been uncommon for a power processing designer to fulfill very
little of the desire and/or the commitment.
The cost and schedule plights that most equipment and system
designers find themselves in have to do with at least one of the
following entities: power circuit weight/efficiency, control-
relsted performance requirements, and trial-and-error power and
control design iterations. While power processing as a technology
has reached the level of sophistication where the modeling, analysis,
design, and optimization of these entities should have been established,
a survey of literatures conducted at the initiation of the MAPPS program
had proved the contrary. In addition, the recent evolving trend of
higher power and equipment standardizatlor has further heightened the
need for analytically-based design and optimization.
In this regard, the program has accomplished the following objectives:
® The methodologies of power processing modeling', analysis,
design, and optimization, are all established.
r.
6. CONCLUSIONS AND RECOMMENDATIONS (Cont'd)
• Application-oriented analysis, design, and optimization sub-
programs for power-circuit design. control circuit design.
and control performance analysis are becoming available.
• Cost-effective system configuration study and system disturbance
propagation are now feasible.
Being government sponsored, all softwares „ re available without pro-
prietary complications.
Continued MAPPS effort will aim at the following goals:
• Analyze per,'ormance for commonly-used power processing equipment
and selected systems.
,
• Detailed power circuit design optimization to meet given power-
related performance requirements for most commonly-used power
circuit configurations.
• Standardize control-circuit design to meet control-related
performance requirements.
• Provide cost-effective tools for the identification of optimum
system configurations and system failure-mode analysis.
The following is a list of basic tasks for future work:
• Application Handbook for Performance Analysis.
• Application Handbook for Design Optimization.
• Continued Current Injection Multiloop Control Modeling.
(a) Single Power Stage.
(b) Parallel Modular Power Stages.
• Continued Power Subsystem Optimization Techniques.
• Development of Performance and Design Optimization for
Series Resonant Inverter Power.
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